SN54HC365 THRU SN54HC368 SN74HC365 THRU SN74HC368 HEX BUS DRIVERS WITH 3-STATE OUTPUTS SCLS139 D2664, DECEMBER 1982-REVISED JUNE 1989

 High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or Up to 15 LSTTL Loads

- Choice of True or Inverting Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

'HC365, HC367	True Outputs
'HC366, HC368	Inverting Outputs

description


These Hex buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical G (active-low control) inputs.

The SN54HC' family is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74HC' family is characterized for operation from -40° C to 85° C.

SN54HC365, SN54HC368... J PACKAGE SN74HC365, SN74HC366... D[†] OR N PACKAGE (TOP VIEW)

		• /
ī 1 🖸	U16	Dvcc
A1 🗍 2	15] Ğ2
Y1 🗍 3	14] ∧6
A2 🛛 🖣	13] Y6
Y2[]5	12] A5
A3 🗍 6	11	Y 5
r3[]r	10	A4
GND 🔲 🛙	9	Y 4

SN54HC365, SN54HC366 FK PACKAGE



SN54HC367, SN54HC368... J PACKAGE SN74HC367, SN74HC368... D[†] OR N PACKAGE

(11	UP.	VIEWI	
1 G 🖸	īζ	716	l∨cc
1A1 🖸	2	15	2 G
-1Y1 📮	3	14	2A2
1A2 🔲	4	13	2Y2
1Y2 📮	5	12	2A1
1A3 🔲	6	- 11 [2Y1
1Y3 🖸	7	10	1A4
GND 🛛	8	9	1Y4

SN54HC367, SN54HC368 ... FK PACKAGE (TOP VIEW)

	141 16 NC 26 2
	3 2 1 20 19
111 14	18C 2A2
1A2	17 2 2 2
NC 6	16[] NC
1Y2] 7	15 🖸 2A1
1A3 8	14 🖸 2 Y 1
	9 10 11 12 13
	173 GND NC 174 1A4

NC-No internal connection

[†] Contact the factory for D availability.


Copyright © 1989, Texas Instruments Incorporated


PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications pay the terms of Texas instruments standard warranty. Production precessing does not necessarily include testing of all parameters.




SN54HC365 THRU SN54HC368 SN74HC365 THRU SN74HC368 HEX BUS DRIVERS WITH 3-STATE OUTPUTS

logic symbols[†]








logic diagrams (positive logic)



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.







TEXAS

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC
Input clamp current, IIK ($V_1 < 0$ or $V_1 > V_{CC}$)
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ± 20 mA
Continuous output current, IO (VO = 0 to VCC) $\pm 35 \text{ mA}$
Continuous current through VCC or GND pins ±70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1.6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range65 °C to 150 °C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HC365 thru SN54HC368				65	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
⊻ін	High-level input voltage	$V_{\rm CC} = 4.5 V$	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	D		0.9	0		0.9	v
		Vcc = 6 V	0		1.2	0		1.2	
Vi	Input voltage		0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0		Vcc	V
-		$V_{CC} = 2 V$	0		1000	0		1000	
^t t	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	R5
		VCC = 6 V	0		400	0		400	
Τ _Α	Operating free-air temperature		- 55		125	- 40		85	°C



SN54HC365 THRU SN54HC368 SN74HC365 THRU SN74HC368 HEX BUS DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	T _A - 2	SN54H thri SN54H	u	th	4C365 ru 4C368	UNIT	
		1	MIN TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9 1.998		1.9		1.9		
∨он	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4 4.499		4.4		4.4		
		6 V	5.9 5.999		5.9		5.9		v
	VI≈ VIH or VIL, IOH ≂ −6 mA	4.5 V	3.98 4.30		3.7		3.84		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -7.8$ mA	6 V	5.48 5.80		5.2		5.34		
		2 V	0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OL} = 20 \ \mu A$	4.5 V	0.001	0.1		0.1		0.1	
VOL		6 V	0.001	0.1		0.1		0.1	V
	VI ≈ VIH or VIL, IOL =6 mA	4.5 V	0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OL} = 7.8 \text{ mA}$	6 V	0.15	0.26		0.4		0.33	
4	VI = VCC or 0	6 V	±0.1	±100	±	1000		±1000	nA
loz	Vo = Vcc or 0	6	±0.01	±0.5		±10		± 5	μA
loc .	$V_{I} \approx V_{CC} \text{ or } 0, I_{O} = 0$	6 V		8		160		80	μA
Ci		2 to 6 V	3	10		10		10	pF



SN54HC365 THRU SN54HC368 SN74HC365 THRU SN74HC368 HEX BUS DRIVERS WITH 3-STATE OUTPUTS

			N.	TA	- 25	°C	SN5	4HC'	SN7	4HC'		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			2 V	T	50	95		145		120		
t _{pd}	Α	Y	4.5 V		12	19		29		24	ns	
			6 V		10	16		25		20		
			2 V		100	190		285		238		
t _{en}	t _{en} G	Y	4.5 V		26	38		57		48	ns	
			6 V		21	32		48		41		
			2 V		50	175		265		240		
tdis	G	Ý	4.5 V		21	35		53		48	ns	
			6 V		19	30		45		41		
			2 V	T	28	60		90		75		
^t t		Any	4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13		
· · · · · · · · · · · · · · · · · · ·												
Cpd	Power diss	pation capacitance p		No	load, T	= 25	°C	T	35 pF	typ		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	1	T _A - 2	5°C	SN54HC'	SN74	HC'	
		10 (001901)	Vcc	MIN TYP	MAX	MIN MA	X MIN	MAX	UNIT
			2 V	70	120	18	0	150	
t _{pd} A	Y	4.5 V	17	24	3	6	30	ns	
		6 V	14	20	3	1	25		
			2 V	140	230	34	5	285	
ten	δ	Y	4.5 V	30	46	6	9	57	ns
-			6 V	28	39	.5	9	48	
			2 V	45	210	31	5	265	
tt		4.5 V	17	42	6	3	53	ns	
			6 V	13	36	5	3	45	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.





28-Jul-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86812012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86812012A SNJ54HC 368FK	Samples
5962-8681201EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples
5962-8681201EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples
5962-8682801EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8682801EA SNJ54HC366J	Samples
5962-8682801EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8682801EA SNJ54HC366J	Samples
8500101EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500101EA SNJ54HC365J	Samples
8500101EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500101EA SNJ54HC365J	Samples
8500201EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500201EA SNJ54HC367J	Samples
8500201EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500201EA SNJ54HC367J	Samples
JM38510/65706BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65706BEA	Samples
JM38510/65706BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65706BEA	Samples
JM38510/65708BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65708BEA	Samples
JM38510/65708BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65708BEA	Samples
JM38510/65709BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Samples
JM38510/65709BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Samples
M38510/65706BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65706BEA	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
M38510/65706BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65706BEA	Sample
M38510/65708BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65708BEA	Sample
M38510/65708BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65708BEA	Sample
M38510/65709BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Sample
M38510/65709BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Sample
SN54HC365J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC365J	Sample
SN54HC365J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC365J	Sample
SN54HC366J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC366J	Sample
SN54HC366J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC366J	Sample
SN54HC367J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC367J	Sample
SN54HC367J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC367J	Sample
SN54HC368J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC368J	Sample
SN54HC368J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC368J	Sample
SN74HC365D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample
SN74HC365D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample
SN74HC365DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample
SN74HC365DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample
SN74HC365DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample
SN74HC365DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sample



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sam
SN74HC365N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC365N	Sam
SN74HC365N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC365N	Sam
SN74HC365NE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC365N	Sam
SN74HC365NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC365N	San
SN74HC365NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	San
SN74HC365NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	San
SN74HC365PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC365PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC365	Sar
SN74HC367D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Sar
SN74HC367D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Sar
SN74HC367DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Sar



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samp
SN74HC367DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samp
SN74HC367DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samp
SN74HC367DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC367	Samp
SN74HC367DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samp
SN74HC367DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samp
SN74HC367N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC367N	Samp
SN74HC367N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC367N	Samp
SN74HC367NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC367	Samj
SN74HC367NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC367	Samj
SN74HC367PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samj
SN74HC367PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samj
SN74HC367PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samj
SN74HC367PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC367	Samj
SN74HC367PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC367	Samj
SN74HC367PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC367	Sam
SN74HC368D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC368	Samj
SN74HC368D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samj



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samp
SN74HC368DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC368N	Samp
SN74HC368N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC368N	Samp
SN74HC368NE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC368N	Samp
SN74HC368NE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		SN74HC368N	Samp
SN74HC368NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samj
SN74HC368PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samp
SN74HC368PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		HC368	Samj
SNJ54HC365J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500101EA SNJ54HC365J	Samj
SNJ54HC365J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type -55 to 125		8500101EA SNJ54HC365J	Samj
SNJ54HC366J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type -55 to 125		5962-8682801EA SNJ54HC366J	Samj
SNJ54HC366J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8682801EA	Sam



28-Jul-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(0)			SNJ54HC366J	
SNJ54HC367J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500201EA SNJ54HC367J	Samples
SNJ54HC367J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8500201EA SNJ54HC367J	Samples
SNJ54HC368FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86812012A SNJ54HC 368FK	Samples
SNJ54HC368FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86812012A SNJ54HC 368FK	Samples
SNJ54HC368J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples
SNJ54HC368J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

28-Jul-2020

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC365, SN54HC367, SN54HC368, SN74HC365, SN74HC367, SN74HC368 :

- Catalog: SN74HC365, SN74HC367, SN74HC368
- Military: SN54HC365, SN54HC367, SN54HC368

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC365DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC365NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC365PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC365PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC367NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC367PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC368DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC368NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC368PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Nov-2020



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC365DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC365NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74HC365PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74HC365PWT	TSSOP	PW	16	250	853.0	449.0	35.0
SN74HC367DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC367NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74HC367PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74HC367PWT	TSSOP	PW	16	250	853.0	449.0	35.0
SN74HC368DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC368NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74HC368PWR	TSSOP	PW	16	2000	853.0	449.0	35.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated