
SCAS452E - SEPTEMBER 1994 - REVISED OCTOBER 2002


- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V

SN54ACT245 . . . J OR W PACKAGE SN74ACT245 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



- Max tpd of 8 ns at 5 V
- Inputs Are TTL-Voltage Compatible

SN54ACT245 . . . FK PACKAGE (TOP VIEW)



### description/ordering information

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

When the output-enable (OE) is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. A high on OE disables the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PACKAGI	<u>=</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ACT245N	SN74ACT245N
	SOIC - DW	Tube	SN74ACT245DW	ACT245
-40°C to 85°C	SOIC - DW	Tape and reel	SN74ACT245DWR	AC1245
-40°C to 85°C	SOP - NS	Tape and reel	SN74ACT245NSR	ACT245
	SSOP – DB	Tape and reel	SN74ACT245DBR	AD245
	TSSOP – PW	Tape and reel	SN74ACT245PWR	AD245
	CDIP – J	Tube	SNJ54ACT245J	SNJ54ACT245J
–55°C to 125°C	CFP – W	Tube	SNJ54ACT245W	SNJ54ACT245W
	LCCC - FK	Tube	SNJ54ACT245K	SNJ54ACT245FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each transceiver)

INP	UTS	ODEDATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					

#### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range, V <sub>O</sub> (see Note 1)		
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ).		
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	-	±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 3)

		SN54A	CT245	SN74A	CT245	UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	Vcc	V
IOH	High-level output current		-24		-24	mA
l <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate		8		8	ns/V
TA	Operating free-air temperature	<b>-</b> 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TEST SOMBITIONS	T.,	T	A = 25°C	;	SN54A	CT245	SN74A	CT245	
PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		Jan 50 uA	4.5 V	4.4	4.49		4.4		4.4		
		I <sub>OH</sub> = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
\/a		I <sub>OH</sub> = -24 mA	4.5 V	3.88			3.7		3.76		V
Vон		IOH = -24 IIIA	5.5 V	4.86			4.7		4.76		V
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		In 50A	4.5 V		0.001	0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	5.5 V		0.001	0.1		0.1		0.1	٧
\/ <b>-</b> .		In 24 mA	4.5 V			0.36		0.5		0.44	
VOL		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ
Ц	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
ΔI <sub>CC</sub> §	· · · · · · · · · · · · · · · · · · ·	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.6		1.5	mA
Ci	•	$V_I = V_{CC}$ or GND	5 V		4.5					·	pF
C <sub>io</sub>		$V_O = V_{CC}$ or GND	5 V		15						pF

Thot more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.



<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			SN54ACT245		SN74ACT245		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> PLH	A or B	B or A	1	4	7.5	1	9	1.5	8	nc
<sup>t</sup> PHL	AUIB	BUIA	1	4	8	1	10	1	9	ns
<sup>t</sup> PZH	<del></del>	A - :: D	1	5	10	1	12	1.5	11	
<sup>t</sup> PZL	OE	A or B	1	5.5	10	1	13	1.5	12	ns
<sup>t</sup> PHZ	ŌĒ	A or B	1	5.5	10	1	12	1	11	20
<sup>t</sup> PLZ	OE .	AUID	1	5	10	1	12	1.5	11	ns

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	45	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 15-Oct-2009

### **PACKAGING INFORMATION**

S962-8766301MR2A	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
S962-8766301MSA	5962-8766301M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
S962-8766301SRA	5962-8766301MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
S962-8766301SSA	5962-8766301MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ACT245DBLE   OBSOLETE   SSOP   DB   20	5962-8766301SRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN74ACT245DBR	5962-8766301SSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ACT245DBRE4	SN74ACT245DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
No Sh/Br   SN74ACT245DBRG4	SN74ACT245DBR	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DW	SN74ACT245DBRE4	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DWE4	SN74ACT245DBRG4	ACTIVE	SSOP	DB	20	2000	•	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DWG4	SN74ACT245DW	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DWR	SN74ACT245DWE4	ACTIVE	SOIC	DW	20	25	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DWRE4	SN74ACT245DWG4	ACTIVE	SOIC	DW	20	25	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245DWRG4	SN74ACT245DWR	ACTIVE	SOIC	DW	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245N	SN74ACT245DWRE4	ACTIVE	SOIC	DW	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245NSR	SN74ACT245DWRG4	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245NSRG4	SN74ACT245N	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ACT245PWG4	SN74ACT245NE4	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ACT245PWE4	SN74ACT245NSR	ACTIVE	SO	NS	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWRG4	SN74ACT245NSRG4	ACTIVE	SO	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWG4	SN74ACT245PW	ACTIVE	TSSOP	PW	20	70	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWLE	SN74ACT245PWE4	ACTIVE	TSSOP	PW	20	70	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWR         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & no Sb/Br)         CU NIPDAU         Level-1-260C-UNLIM no Sb/Br)           SN74ACT245PWRE4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU         Level-1-260C-UNLIM no Sb/Br)           SN74ACT245PWRG4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU         Level-1-260C-UNLIM no Sb/Br)           SNJ54ACT245FK         ACTIVE         LCCC         FK         20         1         TBD         POST-PLATE         N / A for Pkg Type           SNJ54ACT245J         ACTIVE         CDIP         J         20         1         TBD         A42         N / A for Pkg Type	SN74ACT245PWG4	ACTIVE	TSSOP	PW	20	70		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWRE4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU no Sb/Br)         Level-1-260C-UNLIM no Sb/Br)           SN74ACT245PWRG4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU no Sb/Br)         Level-1-260C-UNLIM no Sb/Br)           SNJ54ACT245FK         ACTIVE         LCCC         FK         20         1         TBD         POST-PLATE         N / A for Pkg Type           SNJ54ACT245J         ACTIVE         CDIP         J         20         1         TBD         A42         N / A for Pkg Type	SN74ACT245PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74ACT245PWRG4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU no Sb/Br)         Level-1-260C-UNLIM Level-1-260C-UNLIM no Sb/Br)           SNJ54ACT245FK         ACTIVE         LCCC         FK         20         1         TBD         POST-PLATE         N / A for Pkg Type           SNJ54ACT245J         ACTIVE         CDIP         J         20         1         TBD         A42         N / A for Pkg Type	SN74ACT245PWR	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT245PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  SNJ54ACT245FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type  SNJ54ACT245J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type	SN74ACT245PWRE4	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SNJ54ACT245FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type SNJ54ACT245J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type	SN74ACT245PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ACT245J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type	SNJ54ACT245FK	ACTIVE	LCCC	FK	20	1		POST-PLATE	N / A for Pkg Type
	SNJ54ACT245J			J	20	1	TBD	A42	
== : :== == : :: : : : : : : : : : : :	SNJ54ACT245W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type



#### PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74ACT245NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74ACT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT245DBR	SSOP	DB	20	2000	346.0	346.0	33.0
SN74ACT245DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74ACT245NSR	SO	NS	20	2000	346.0	346.0	41.0
SN74ACT245PWR	TSSOP	PW	20	2000	346.0	346.0	33.0

### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F20)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



# DW (R-PDSO-G20)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



23-Oct-2021

www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8766301M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8766301M2A SNJ54 ACT245FK	Samples
5962-8766301MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301MR A SNJ54ACT245J	Samples
5962-8766301MSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301MS A SNJ54ACT245W	Samples
5962-8766301SRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301SR A SNV54ACT245J	Samples
5962-8766301SSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301SS A SNV54ACT245W	Samples
SN74ACT245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD245	Samples
SN74ACT245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT245	Samples
SN74ACT245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT245	Samples
SN74ACT245DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT245	Samples
SN74ACT245DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT245	Samples
SN74ACT245N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT245N	Samples
SN74ACT245NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT245N	Samples
SN74ACT245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT245	Samples
SN74ACT245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD245	Samples
SN74ACT245PWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD245	Samples
SN74ACT245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD245	Samples

www.ti.com 23-Oct-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ACT245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD245	Samples
SNJ54ACT245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8766301M2A SNJ54 ACT245FK	Samples
SNJ54ACT245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301MR A SNJ54ACT245J	Samples
SNJ54ACT245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8766301MS A SNJ54ACT245W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Oct-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ACT245, SN54ACT245-SP, SN74ACT245:

● Catalog: SN74ACT245, SN54ACT245

Military: SN54ACT245

Space : SN54ACT245-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

### PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2021

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74ACT245NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 7-Jan-2021



\*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT245DBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74ACT245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT245NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ACT245PWR	TSSOP	PW	20	2000	853.0	449.0	35.0

## W (R-GDFP-F20)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



### FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

### PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated