


Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	200)		
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	0.18		
Q _g (Max.) (nC)	70			
Q _{gs} (nC)	13			
Q _{gd} (nC)	39			
Configuration	Sing	le		



N-Channel MOSFET

FEATURES

• Halogen-free According to IEC 61249-2-21 **Definition**



RoHS

HALOGEN FREE

- Surface Mount
- Low-Profile Through-Hole
- Available in Tape and Reel
- Dynamic dV/dt Rating
- 150 °C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combinations of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the last lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRF640L/SiHF640L) is available for low-profile applications.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)	
Lead (Pb)-free and Halogen-free	SiHF640S-GE3	SiHF640STRL-GE3a	SiHF640STRR-GE3a	SiHF640L-GE3	
Lead (Pb)-free	IRF640SPbF	IRF640STRLPbFa	IRF640STRRPbFa	IRF640LPbF	
	SiHF640S-E3	SiHF6340STL-E3a	SiHF640STR-E3a	SiHF640L-E3	
SnPb	IRF640S	IRF640STRL ^a	IRF640STRRa	IRF640L	
	SiHF640S	SiHF640STLa	SiHF640STRa	SiHF640L	

Note

See device orientation

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	200	V	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	- I _D	18	А	
	VGS at 10 V	T _C = 100 °C		11		
Pulsed Drain Current ^{a, e}	ain Current ^{a, e}		I _{DM}	72		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^{b, e}			E _{AS}	580	mJ	
Avalanche Current ^a			I _{AR}	18	Α	
Repetiitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maximum Power Dissipation	$T_C = 2$	25 °C	3.1		W	
	$T_A = 2$	25 °C	P _D	130	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Peak Diode Recovery dV/dtc, e	•		dV/dt	5.0	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	۰.		
Soldering Recommendations (Peak Temperature)	for 10	0 s		300 ^d	°C	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD}=50$ V, starting $T_J=25$ °C, L=2.7 mH, $R_g=25$ Ω , $I_{AS}=18$ A (see fig. 12). c. $I_{SD}\leq18$ A, $I_{AS}=18$ A, $I_{AS}=18$ A (see fig. 12).

- 1.6 mm from case.
- e. Uses IRF640/SiHF640 data and test conditions.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRF640S, IRF640L, SiHF640S, SiHF640L

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, Steady-State) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).


SPECIFICATIONS $T_J = 25$ °C, u	nless otherwi	ise noted					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} :	= 0 V, I _D = 250 μA	200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA ^c	-	0.29	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA
Zava Cata Valtaga Drain Current		V _{DS} =	V _{DS} = 200 V, V _{GS} = 0 V		-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 160 V	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 11 A ^b	-	-	0.18	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 11 A ^d		6.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V,		-	1300	-	
Output Capacitance	C _{oss}			-	430	-	pF
Reverse Transfer Capacitance	C _{rss}] f = 1.	0 MHz, see fig. 5 ^d	-	130	-	1
Total Gate Charge	Qg		I _D = 18 A, V _{DS} = 160 V, see fig. 6 and 13 ^{b, c}	-	-	70	nC
Gate-Source Charge	Q_{gs}	V _{GS} = 10 V		-	-	13	
Gate-Drain Charge	Q_{gd}			-	-	39	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 100 \text{ V, } I_D = 18 \text{ A,}$ $R_g = 9.1 \ \Omega, \ R_D = 5.4 \ \Omega, \ \text{see fig. } 10^{\text{b, c}}$		-	14	-	- ns
Rise Time	t _r			-	51	-	
Turn-Off Delay Time	t _{d(off)}			-	45	-	
Fall Time	t _f			-	36	-	
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	18	А
Pulsed Diode Forward Current ^a	I _{SM}			-	-	72	
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 18 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 18 A, dl/dt = 100 A/μs ^{b, c}		-	300	610	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.4	7.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and			L _D)		

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$
- c. Uses IRF640/SiHF640 data and test conditions.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



V_{GS} 15 V

10 V

8.0 V

7.0 V

6.0 V

Тор

10¹

100

10-1

I_D, Drain Current (A)

91037_02

Fig. 1 - Typical Output Characteristics, T_J = 25 °C



Fig. 2 - Typical Output Characteristics, T_J = 175 °C

V_{DS}, Drain-to-Source Voltage (V)

20 μs Pulse Width - T_C = 150 °C

10¹




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRF640S, IRF640L, SiHF640S, SiHF640L

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see https://www.vishay.com/ppg?91037.





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11