

## ST72E331 ST72T331

# 8-BIT MCU WITH 8 TO 16K OTP/EPROM, 256 EEPROM, 384 TO 512 BYTES RAM, ADC, WDG, SCI, SPI AND 2 TIMERS

#### DATASHEET

- User Program Memory (OTP/EPROM): 8 to 16K bytes
- User EEPROM: 256 bytes
- Data RAM: 384 to 512 bytes including 256 bytes of stack
- Master Reset and Power-On Reset
- Low Voltage Detector (LVD) Reset option
- Run and Power Saving modes
- 44 or 32 multifunctional bidirectional I/O lines:
   15 or 9 programmable interrupt inputs
  - 8 or 4 high sink outputs
  - 8 or 6 analog alternate inputs
  - 13 alternate functions
  - EMI filtering
- Software or Hardware Watchdog (WDG)
- Two 16-bit Timers, each featuring:
  - 2 Input Captures 1)
  - 2 Output Compares 1)
  - External Clock input (on Timer A).
  - PWM and Pulse Generator modes
- Synchronous Serial Peripheral Interface (SPI)
- Asynchronous Serial Communications Interface (SCI)
- 8-bit ADC with 8 channels <sup>2)</sup>
- 8-bit Data Mອກອບlation
- 63 basic instructions and 17 main Addressing Modes
- Ex 2 Unsigned Multiply Instruction
- . True Bit Manipula∜on
- Complete Development Support on DOS/ WINDOWS™ Real-Time Emulator
- Full Software Package on DOS/WINDOWS™ (C Compiler, Cross-Assembler, Debugger)

#### **Device Summary**

PSDIP42	CSDIP42W
PSDIP56	CSDIP56W
TQFP64	TQFP44
(See ordering inform	nation at the end of datashed

#### Notes:

- 1. One only on Timer A.
- 2. Six channels only for ST72T331J.

Features	ST72T331J2	ST72T331J4	ST72T331N2	ST72T331N4
Program Memory - bytes	8K	16K	8K	16K
EEPROM - bytes		2	56	
RAM (stack) - bytes	384 (256)	512 (256)	384 (256)	512 (256)
Peripherals	Watchdog, Tin	ners, SPI, SCI, ADC and	d optional Low Voltage I	Detector Reset
Operating Supply		3 to	5.5 V	
CPU Frequency	8M	Hz max (16MHz oscilla	tor) - 4MHz max over 85	5°C
Temperature Range		- 40°C to	) + 125°C	
Package	TQFP44	- SDIP42	TQFP64	- SDIP56
Note: The ROM version	s are supported by	the ST72334 family.		Dev

May 2001

### Table of Contents —

	2E331 2T331	1
1 GEN	ERAL DESCRIPTION	5
1.1		5
1.2	PIN DESCRIPTION	6
1.3	EXTERNAL CONNECTIONS	10
1.4	MEMORY MAP	11
1.5		14
2 CEN	TRAL PROCESSING UNIT	15
2.1		15
2.2	MAIN FEATURES	15
	CPU REGISTERS	
3 CLO	CKS, RESET, INTERRUPTS & POWER SAVING MODES	18
3.1	CLOCK SYSTEM	18
	3.1.1 General Description    3.1.2 External Clock	18
	3.1.2 External Clock	18
3.2	RESET	19
	3.2.1 Introduction	19 10
	3.2.2 External Reset	19 19
	3.2.4 Low Voltage Detector Reset	20
4 INTE	RRUPTS	
	NON MASKABLE SOFTWARE INTERRUPT	
4.2	EXTERNAL INTERRUPTS	21
4.3	PERIPHERAL INTE אין דאיין דא אין אין אין אין אין אין אין אין אין אי	21
4.4	POWER SAVIN'S MODES	24
	4.4.1 Introc'uction	24
	4.4.2 Slow Mode	
	4.4 'Wait Mode	
	CHIP PERIPHERALS	
5.1	5.1.1 Introduction	
	5.1.2 Functional Description	
1	5.1.3 I/O Port Implementation	
	5.1.4 Register Description	
5.2	EEPROM (EEP)	33
	5.2.1 Introduction	33
	5.2.2 Main Features	
	5.2.3 Functional description	
	5.2.4 Low Power Modes      5.2.5 Interrupts	
	5.2.6 Register Description	

(

### Table of Contents ——

\_\_\_\_\_\_

5.3	WATCHDOG TIMER (WDG)	37
	5.3.1 Introduction	37
	5.3.2 Main Features	
	5.3.3 Functional Description	
	5.3.4 Hardware Watchdog Option	
	5.3.5 Low Power Modes	
	5.3.6 Interrupts	
<b>F</b> 4	5.3.7 Register Description	
5.4	16-BIT TIMER	
	5.4.1 Introduction	
	5.4.2 Main Features	
	5.4.3 Functional Description	
	5.4.5 Interrupts	
	5.4.6 Summary of Timer modes	52
	5.4.7 Register Description	53
5.5	SERIAL COMMUNICATIONS INTERFACE (SCI)	58
	5.5.1 Introduction         5.5.2 Main Features         5.5.3 General Description         5.5.4 Functional Description         5.5.5 Low Power Modes	58
	5.5.2 Main Features	58
	5.5.3 General Description	58
	5.5.4 Functional Description	60
	5.5.5 Low Power Modes	65
		60
	5.5.7 Register Description	
5.6	SERIAL PERIPHERAL INTERFACE (SPI)	
	5.6.1 Introduction	70
	5.6.2 Main Features	70
	5.6.3 General description	
	5.6.4 Functional Description	
	5.6.5 Low Power Modes	
	5.6.6 Interrupts	
F 7	5.6.7 Kegister Description	
5.7		
-5	5.7.1 Introduction	
<b>O</b> V <sup>-</sup>	5.7.2 Main Features	
	5.7.4 Low Power Modes	
	5.7.5 Interrupts	
	5.7.6 Register Description	
6 INST	RUCTION SET	
6.1	ST7 ADDRESSING MODES	86
	6.1.1 Inherent	87
	6.1.2 Immediate	
	6.1.3 Direct	
	6.1.4 Indexed (No Offset, Short, Long)	87
	6.1.5 Indirect (Short, Long)	
	6.1.6 Indirect Indexed (Short, Long)	
	6.1.7 Relative Mode (Direct, Indirect)	88

57


6.2	2 INSTRUCTION GROUPS
7 ELE	ECTRICAL CHARACTERISTICS
7.1	1 ABSOLUTE MAXIMUM RATINGS
7.2	2 RECOMMENDED OPERATING CONDITIONS
7.3	3 RESET CHARACTERISTICS
7.4	4 OSCILLATOR CHARACTERISTICS
7.5	5 DC ELECTRICAL CHARACTERISTICS
7.6	6 PERIPHERAL CHARACTERISTICS
8 GEI	NERAL INFORMATION
8.1	1 EPROM ERASURE
8.2	2 PACKAGE MECHANICAL DATA
8.3	3 ORDERING INFORMATION
9 SUI	MMARY OF CHANGES
	×C
	10L
	$c^{O'}$
	005
	O P
	.(5)
	1010
	0/0
()	
C	

#### **1 GENERAL DESCRIPTION**

#### **1.1 INTRODUCTION**

The ST72T331 HCMOS Microcontroller Unit (MCU) is a member of the ST7 family. The device is based on an industry-standard 8-bit core and features an enhanced instruction set. The device is normally operated at a 16 MHz oscillator frequency. Under software control, the ST72T331 may be placed in either Wait, Slow or Halt modes, thus reducing power consumption. The enhanced instruction set and addressing modes afford real programming potential. In addition to standard 8-bit data management, the ST72T331 features true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes on the whole memory. The device includes a low consumption and

fast start on-chip oscillator, CPU, program memory (OTP/EPROM versions), EEPROM, RAM, 44 (QFP64 and SDIP56) or 32 (QFP44 and SDIP42) I/O lines, a Low Voltage Detector (LVD) and the following on-chip peripherals: Analog-to-Digital converter (ADC) with 8 (QFP64, SDIP56) or 6 (QFP44, SDIP42) multiplexed analog inputs, industry standard synchronous SPI and asynchronous SCI serial interfaces, digital Watchdon, two independent 16-bit Timers, one featuring an External Clock Input, and both featuring Picke Generator capabilities, 2 Input Captures and 2 Output Compares (only 1 Input Capture and 1 Output Compare on Timer A).



#### Figure 1. ST72T331 Block Diagram

#### **1.2 PIN DESCRIPTION**

#### Figure 2. 64-Pin Thin QFP Package Pinout






Figure 3. 56-Pin Shrink DIP Package Pinout









Figure 5. 42-Pin Shrink DIP Package Pinout



Pin n° QFP64	Pin n° SDIP56	Pin Name	Туре	Description	Remarks
1	49	PE4	I/O	Port E4	High Sink
2	50	PE5	I/O	Port E5	High Sink
3	51	PE6	I/O	Port E6	High Sink
4	52	PE7	I/O	Port E7	High Sink
5	53	PB0	I/O	Port B0	External Interrupt: El
6	54	PB1	I/O	Port B1	External Interrupt: El
7	55	PB2	I/O	Port B2	External Interrupt: El
8	56	PB3	I/O	Port B3	External Interrup': El
9	1	PB4	I/O	Port B4	Externa' li terrupt: El
10	2	PB5	I/O	Port B5	External Interrupt: El
11	3	PB6	I/O	Port B6	Exte nal Interrupt: El
12	4	PB7	I/O	Port B7	External Interrupt: El
13	5	PD0/AIN0	I/O	Port D0 or ADC Analog Input 0	
14	6	PD1/AIN1	I/O	Port D1 or ADC Analog Input 1	
15	7	PD2/AIN2	I/O	Port D2 or ADC Analog Input 2	
16	8	PD3/AIN3	I/O	Port D3 or ADC Analog It out 3	
17	9	PD4/AIN4	I/O	Port D4 or ADC Analog liput 4	
18	10	PD5/AIN5	I/O	Port D5 or ADC Analog Input 5	
19	11	PD6/AIN6	I/O	Port D6 o ADC Analog Input 6	
20	12	PD7/AIN7	I/O	Port D7 or ADC Analog Input 7	
21	13	V <sub>DDA</sub>	S	Power Supply for analog peripheral (ADC)	
22	14	V <sub>SSA</sub>	S	Cround for analog peripheral (ADC)	
23		V <sub>DD_3</sub>	ह	Main power supply	
24		V <sub>SS_3</sub>	5	Ground	
25	15	PF0/CLKOUT	I/O	Port F0 or CPU Clock Output	External Interrupt: El
26	16	PF1	I/O	Port F1	External Interrupt: El
27	17	PF2	I/O	Port F2	External Interrupt: El
28		NC		Not Connected	
29	12	PF4/OCMP1_A	I/O	Port F4 or Timer A Output Compare 1	
20	$\overline{\mathbf{D}}$	NC		Not Connected	
:1	19	PF6/ICAP1_A	I/O	Port F6 or Timer A Input Capture 1	
32	20	PF7/EXTCLK_A	I/O	Port F7 or External Clock on Timer A	
33	21	V <sub>DD_0</sub>	S	Main power supply	
34	22	V <sub>SS_0</sub>	S	Ground	
35	23	PC0/OCMP2_B	I/O	Port C0 or Timer B Output Compare 2	
36	24	PC1/OCMP1_B	I/O	Port C1 or Timer B Output Compare 1	
37	25	PC2/ICAP2_B	I/O	Port C2 or Timer B Input Capture 2	
38	26	PC3/ICAP1_B	I/O	Port C3 or Timer B Input Capture 1	
39	27	PC4/MISO	I/O	Port C4 or SPI Master In / Slave Out Data	
40	28	PC5/MOSI	I/O	Port C5 or SPI Master Out / Slave In Data	
41	29	PC6/SCK	I/O	Port C6 or SPI Serial Clock	
42	30	PC7/SS	I/O	Port C7 or SPI Slave Select	
43	31	PA0	I/O	Port A0	External Interrupt: E

#### Table 1. ST72T331Nx Pin Description



	Pin n° SDIP56	Pin Name	Туре	Description	Remarks
44	32	PA1	I/O	Port A1	External Interrupt: EI0
45	33	PA2	I/O	Port A2	External Interrupt: EI0
46	34	PA3	I/O	Port A3	External Interrupt: EI0
47	35	V <sub>DD_1</sub>	S	Main power supply	
48	36	V <sub>SS_1</sub>	S	Ground	
49	37	PA4	I/O	Port A4	High Sink
50	38	PA5	I/O	Port A5	High Sink
51	39	PA6	I/O	Port A6	High Sink
52	40	PA7	I/O	Port A7	High Sink
53	41	TEST/V <sub>PP</sub> <sup>1)</sup>	S	Test mode pin . In the EPROM programming mode, this pin acts as the programming voltage input $V_{PP}$ .	This pin must be tied low ir. user mode
54	42	RESET	I/O	Bidirectional. Active low. Top priority non macke	ble interrupt.
55		NC		Not Connected	
56		NC		Not Connected	
57	43	V <sub>SS_2</sub>	S	Ground	
58	44	OSCOUT	0	Input/Output Oscillator p.n. These pins connect a	a parallel-resonant
59	45	OSCIN	I	crystal, or an external so use to the on-chip osci	llator.
60	46	V <sub>DD_2</sub>	S	Main power strp:	
61	47	PE0/TDO	I/O	Port E1 o SC, Tansmit Data Out	
62	48	PE1/RDI	I/O	Port E1 or 301 Receive Data In	
63		NC	4	No: Connected	
64		NC	74	Nr.t Connected	

Note 1: V<sub>PP</sub> on EPROM/OTP only

#### Table 2. ST72T331Jx Pir. Description

ſ	Pin n° QFP44	Pin n° SDIP42	Jin Name	Туре	Description	Remarks
Ī	1	30	rc1/RDI	I/O	Port E1 or SCI Receive Data In	
Ī	2	35	PB0	I/O	Port B0	External Interrupt: EI2
	3	40	PB1	I/O	Port B1	External Interrupt: EI2
		41	PB2	I/O	Port B2	External Interrupt: EI2
	5	42	PB3	I/O	Port B3	External Interrupt: EI2
	6	1	PB4	I/O	Port B4	External Interrupt: EI3
Ī	7	2	PD0/AIN0	I/O	Port D0 or ADC Analog Input 0	
	8	3	PD1/AIN1	I/O	Port D1 or ADC Analog Input 1	
	9	4	PD2/AIN2	I/O	Port D2 or ADC Analog Input 2	
	10	5	PD3/AIN3	I/O	Port D3 or ADC Analog Input 3	
Ī	11	6	PD4/AIN4	I/O	Port D4 or ADC Analog Input 4	
Ī	12	7	PD5/AIN5	I/O	Port D5 or ADC Analog Input 5	
Ī	13	8	V <sub>DDA</sub>	S	Power Supply for analog peripheral (ADC)	
Ī	14	9	V <sub>SSA</sub>	S	Ground for analog peripheral (ADC)	
Ī	15	10	PF0/CLKOUT	I/O	Port F0 or CPU Clock Output	External Interrupt: EI1
Ī	16	11	PF1	I/O	Port F1	External Interrupt: EI1
Ī	17	12	PF2	I/O	Port F2	External Interrupt: EI1

57

#### ST72E331 ST72T331

Pin n° QFP44	Pin n° SDIP42	Pin Name	Туре	Description	Remarks
18	13	PF4/OCMP1_A	I/O	Port F4 or Timer A Output Compare 1	
19	14	PF6/ICAP1_A	I/O	Port F6 or Timer A Input Capture 1	
20	15	PF7/EXTCLK_A	I/O	Port F7 or External Clock on Timer A	
21		V <sub>DD_0</sub>	S	Main power supply	
22		V <sub>SS_0</sub>	S	Ground	
23	16	PC0/OCMP2_B	I/O	Port C0 or Timer B Output Compare 2	
24	17	PC1/OCMP1_B	I/O	Port C1 or Timer B Output Compare 1	
25	18	PC2/ICAP2_B	I/O	Port C2 or Timer B Input Capture 2	
26	19	PC3/ICAP1_B	I/O	Port C3 or Timer B Input Capture 1	
27	20	PC4/MISO	I/O	Port C4 or SPI Master In / Slave Out Data	.(5)
28	21	PC5/MOSI	I/O	Port C5 or SPI Master Out / Slave In Data	
29	22	PC6/SCK	I/O	Port C6 or SPI Serial Clock	70
30	23	PC7/SS	I/O	Port C7 or SPI Slave Select	0
31	24	PA3	I/O	Port A3	External Interrupt: EI0
32	25	V <sub>DD_1</sub>	S	Main power supply	
33	26	V <sub>SS_1</sub>	S	Ground	
34	27	PA4	I/O	Port A4	High Sink
35	28	PA5	I/O	Port A5	High Sink
36	29	PA6	I/O	Port A6	High Sink
37	30	PA7	I/O	Port A7	High Sink
38	31	TEST/V <sub>PP</sub> <sup>1)</sup>	S	Test mode pin. In the EPROM programming inode, this pin acts as the programming woll age input V <sub>PP.</sub>	This pin must be tied low in user mode
39	32	RESET	110	Bidirectional. Active low. Top priority non mas	kable interrupt.
40	33	V <sub>SS_2</sub>	18	Ground	
41	34	OSCOUT	0	Input/Output Oscillator pin. These pins conne	
42	35	OSCIN	Ι	crystal, or an external source to the on-chip o	scillator.
43	36	V <sub>DD_</sub> r.	S	Main power supply	
44	37	PE0/100	I/O	Port E0 or SCI Transmit Data Out	

Note 1: V<sub>FP</sub> on EPROM/OTP only.

#### **1.3 EXTERNAL CONNECTIONS**

The following figure shows the recommended external connections for the device.

The V<sub>PP</sub> pin is only used for programming OTP and EPROM devices and must be tied to ground in user mode.


The 10 nF and 0.1 µF decoupling capacitors on the power supply lines are a suggested EMC performance/cost tradeoff.

Figure 6.	Recommended	External	Connections
-----------	-------------	----------	-------------

The external reset network is intended to protect the device against parasitic resets, especially in noisy environments.

Unused I/Os should be tied high to avoid any unnecessary power consumption on floating lines. An alternative solution is to program the unused ports as inputs with pull-up.

**S** 



#### **1.4 MEMORY MAP**

#### Figure 7. Program Memory Map




Table 3. Interrupt Vecto เป็นอุบ

Vector Address	Description	Remarks
FFE0-FFlin	Not Used	
Fi <sup>-</sup> E??rE3h	Not Used	
FFE4-FFE5h	EEPROM Interrupt Vector	Internal Interrupt
FFE6-FFE7h	SCI Interrupt Vector	Internal Interrupt
FFE8-FFE9h	TIMER B Interrupt Vector	Internal Interrupt
FFEA-FFEBh	TIMER A Interrupt Vector	Internal Interrupt
FFEC-FFEDh	SPI interrupt vector	Internal Interrupt
FFEE-FFEFh	Not Used	
FFF0-FFF1h	External Interrupt Vector EI3	External Interrupt
FFF2-FFF3h	External Interrupt Vector EI2	External Interrupt
FFF4-FFF5h	External Interrupt Vector EI1	External Interrupt
FFF6-FFF7h	External Interrupt Vector EI0	External Interrupt
FFF8-FFF9h	Not Used	
FFFA-FFFBh	Not Used	
FFFC-FFFDh	TRAP (software) Interrupt Vector	CPU Interrupt
FFFE-FFFFh	RESET Vector	

Address	Block	Register Label	Register Name	Reset Status	Remarks	
0000h		PADR	Data Register	00h	R/W	
0001h	Port A	PADDR	Data Direction Register	00h	R/W	
0002h		PAOR	Option Register	00h	R/W <sup>1)</sup>	
0003h	03h Reserved Area (1 byte)					
0004h		PCDR	Data Register	00h	R/W	
0005h	Port C	PCDDR	Data Direction Register	00h	R/W	
0006h		PCOR	Option Register	00h	R/W	
0007h			Reserved Area (1 byte)	1		
0008h		PBDR	Data Register	00h	R/V'	
0009h	Port B	PBDDR	Data Direction Register	00h	P/V	
000Ah		PBOR	Option Register	00h	R/W <sup>1)</sup>	
000Bh			Reserved Area (1 byte)			
000Ch		PEDR	Data Register		R/W	
000Dh	Port E	PEDDR	Data Direction Register	00h	R/W	
000Eh		PEOR	Option Register	0Ch	R/W <sup>1)</sup>	
000Fh			Reserved Area (1 by e,			
0010h		PDDR	Data Register	00h	R/W	
0011h	Port D	PDDDR	Data Direction Register	00h	R/W	
0012h		PDOR	Option Register	00h	R/W <sup>1)</sup>	
0013h			Rest rv =d Area (1 byte)	1		
0014h		PFDR	Data Register	00h	R/W	
0015h	Port F	PFDDR	Data Direction Register	00h	R/W	
0016h		PFOR	Option Register	28h	R/W <sup>1)</sup>	
0017h to 001Fh			Reserved Area (9 bytes)		1	
001FH		M SCK	Miscellaneous Register	00h		
0020h			SPI Data I/O Register	xxh	R/W	
0021h 0022h	SPI	SPICR	SPI Control Register	xxh	R/W	
0022h		SPISR	SPI Status Register	00h	Read Only	
0023h			of Foldido Register	0011	Read Only	
0024h 10			Reserved Area (6 bytes)			
002AL		WDGCR	Watchdog Control Register	7Fh	R/W	
002bh	WDG	WDGSR	Watchdog Status Register	00h	R/W <sup>3)</sup>	
	FEDDOM		5			
002Ch	EEPROM	EEPCR	EEPROM Control Register	00h	R/W Registe	
002Dh to			Reserved Area (4 bytes)			
0030h						

57

#### Table 4. Hardware Register Memory Map

Address	Block	Register Label	Register Name	Reset Status	Remarks
0031h		TACR2	Control Register2	00h	R/W
0032h		TACR1	Control Register1	00h	R/W
0033h		TASR	Status Register	xxh	Read Only
0034h-0035h		TAIC1HR	Input Capture1 High Register	xxh	Read Only
		TAIC1LR	Input Capture1 Low Register	xxh	Read Only
0036h-0037h		TAOC1HR	Output Compare1 High Register	80h	R/W
		TAOC1LR	Output Compare1 Low Register	00h	R/W
0038h-0039h	Timer A	TACHR	Counter High Register	FFh	Read Only
	_	TACLR	Counter Low Register	FCh	Read Only
003Ah-003Bh		TAACHR	Alternate Counter High Register	FFh	Read Chly
		TAACLR	Alternate Counter Low Register	FCh	Read Only
003Ch-003Dh		TAIC2HR	Input Capture2 High Register	xxh	Read Only <sup>2)</sup>
		TAIC2LR	Input Capture2 Low Register	ר'xx	Read Only <sup>2)</sup>
003Eh-003Fh		TAOC2HR	Output Compare2 High Register	50h	R/W <sup>2)</sup>
		TAOC2LR	Output Compare2 Low Register	5 JOh	R/W <sup>2)</sup>
0040h		moolen	Reserved Area (1 byte)		1.,
0041h		TBCR2	Control Register2	00h	R/W
0042h		TBCR1	Control Register1	00h	R/W
0042h		TBSR	Status Register	xxh	Read Only
0044h-0045h		TBIC1HR	Input Capture1 High Register	xxh	Read Only
004411-004511		TBIC1LR	Input Capture 1 Lo v Fegister	xxh	Read Only
0046h-0047h		TBICILK TBOC1HR	Output Compare1 High Register	80h	R/W
00460-00470		TBOCIER TBOCILR		00h	R/W
00406 00406	Timer B	TBCHR	Output Compare1 Low Register		
0048h-0049h	птег в	-	Counter High Register	FFh	Read Only
		TBCLR	Counter Low Register	FCh	Read Only
004Ah-004Bh		TBACHE	Ahernate Counter High Register	FFh	Read Only
		TB,\CLK	Alternate Counter Low Register	FCh	Read Only
004Ch-004Dh		TENC2HR	Input Capture2 High Register	xxh	Read Only
	$\circ$	T3IC2LR	Input Capture2 Low Register	xxh	Read Only
004Eh-004Fh		TBOC2HR	Output Compare2 High Register	80h	R/W
	2	TBOC2LR	Output Compare2 Low Register	00h	R/W
0050h		SCISR	SCI Status Register	C0h	Read Only
0051h		SCIDR	SCI Data Register	xxh	R/W
0052h		SCIBRR	SCI Baud Rate Register	00xxb	R/W
0053in	SCI	SCICR1	SCI Control Register 1	xxh	R/W
u054h		SCICR2	SCI Control Register 2	00h	R/W
0055h		SCIERPR	SCI Extended Receive Prescaler Register	00h	R/W
0056h			Reserved		Reserved
0057h		SCIETPR	SCI Extended Transmit Prescaler Register	00h	R/W
0058h to			Reserved Area (24 bytes)		
006Fh			Reserved Alea (24 byles)		
0070h		ADCDR	ADC Data Register	00h	Read Only
0071h	ADC	ADCCSR	ADC Control/Status Register	00h	R/W
0072h to				1	
007Fh			Reserved Area (14 bytes)		

Notes: 1. The bits corresponding to unavailable pins are forced to 1 by hardware, this affects the reset status value. 2. External pin not available. 3. Not used in versions without Low Voltage Detector Reset.

#### **1.5 OPTION BYTE**

The user has the option to select software watchdog or hardware watchdog (see description in the Watchdog chapter). When programming EPROM or OTP devices, this option is selected in a menu by the user of the EPROM programmer before burning the EPROM/OTP. The Option Byte is lo-cated in a non-user map. No address has to be specified. The Option Byte is at FFh after UV erasure and must be properly programmed to set desired options.

#### **OPTBYTE**

7							0
-	-	-	-	b3	b2	-	WDG

Bit 7:4 = Not used

Bit 3 = Reserved, must be cleared.

Bit 2 = Reserved, must be set on ST72T3311 devices and must be cleared on ST72TC3'J devices.

Bit 1 = Not used

- Bit 0 = WDG Watc! dc g disable
- 0: The Watchdog is chabled after reset (Hardware
- obsolete Producils). O Watchdog) 1: The Watchdog is not enabled after reset (Software Watchdog).

**S** 

### **2 CENTRAL PROCESSING UNIT**

#### 2.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

#### **2.2 MAIN FEATURES**

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

#### 2.3 CPU REGISTERS

The 6 CPU registers shown in Figure 1 are not present in the memory mapping and are accessed by specific instructions.

#### Figure 8. CPU Registers

#### Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.


#### Index Registers (X and Y)

In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

#### Program Counter (アこ)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU at is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).



#### CPU REGISTERS (Cont'd) CONDITION CODE REGISTER (CC)

#### Read/Write

Reset Value: 111x1xxx

7							0
1	1	1	н	I	Ν	Z	С

The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

#### Bit 4 = **H** Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

#### Bit 3 = I Interrupt mask.

This bit is set by hardware when entering in interrupt or by software to a sable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are chabled.

1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

**Note:** Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptable

because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.

#### Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7<sup>th</sup> bit of the result.

0: The result of the last operation is positive or null. 1: The result of the last operation is pogative

(i.e. the most significant bithe a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

#### Bit 1 = **Z** Zero.

This b t is set and cleared by hardware. This bit incicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero.
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

#### Bit 0 = C Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation. 0: No overflow or underflow has occurred. 1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

**47/** 

#### CENTRAL PROCESSING UNIT (Cont'd)

#### Stack Pointer (SP)

#### Read/Write

Reset Value: 01FFh

15							8
0	0	0	0	0	0	0	1
7							0
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 9).

Since the stack is 256 bytes deep, the 8th most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manip late the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 9.

- When an interrup. is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.




Figure 9. Stack Manipulation Example

#### **3 CLOCKS, RESET, INTERRUPTS & POWER SAVING MODES**

#### 3.1 CLOCK SYSTEM

#### 3.1.1 General Description

The MCU accepts either a crystal or ceramic resonator, or an external clock signal to drive the internal oscillator. The internal clock ( $f_{CPU}$ ) is derived from the external oscillator frequency ( $f_{OSC}$ ). The external Oscillator clock is first divided by 2, and an additional division factor of 2, 4, 8, or 16 can be applied, in Slow Mode, to reduce the frequency of the  $f_{CPU}$ ; this clock signal is also routed to the onchip peripherals. The CPU clock signal consists of a square wave with a duty cycle of 50%.

The internal oscillator is designed to operate with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for  $f_{osc}$ . The circuit shown in Figure 11 is recommended when using a crystal, and Table 5 lists the recommended capacitance and feedback resistance values. The crystal and associated components should be mounted as close as possible to the input pins in order to minimize output distortion and start-up stabilisation time.

Use of an external CMOS oscillator is recommended when crystals outside the specified frequency ranges are to be used.

#### 3.1.2 External Clock

An external clock may be applied to the OSCIN input with the OSCOUT pir not connected, as shown on Figure 10.

Table 5 Recommended Values for 16 MHz Crystal Resonator (C<sub>0</sub> < 7pF)

RSMAY	<b>40</b> Ω	<b>60</b> Ω	<b>150</b> Ω
GOBUIN	56pF	47pF	22pF
OSCOUT	56pF	47pF	22pF

**R<sub>SMAX</sub>:** Parasitic series resistance of the quartz crystal (upper limit).

**C**<sub>0</sub>: Parasitic shunt capacitance of the quartz crystal (upper limit 7pF).

**C**OSCOUT, **C**OSCIN: Maximum total capacitance on pins OSCIN and OSCOUT (the value includes the external capacitance tied to the pin plus the parasitic capacitance of the board and of the device).

#### Figure 10. External Clock Source Connections






Figure 11. Crystal/Caramic Resonator







Á7/

#### 3.2 RESET

#### 3.2.1 Introduction

There are four sources of Reset:

- RESET pin (external source)
- Power-On Reset (Internal source)
- WATCHDOG (Internal Source)
- Low Voltage Detection Reset (internal source)

The Reset Service Routine vector is located at address FFFEh-FFFFh.

#### 3.2.2 External Reset

The RESET pin is both an input and an open-drain output with integrated pull-up resistor. When one of the internal Reset sources is active, the Reset pin is driven low for a duration of  $t_{RESET}$  to reset the whole application.

#### 3.2.3 Reset Operation

The duration of the Reset state is a minimum of 4096 internal CPU Clock cycles. During the Reset state, all I/Os take their reset value.

A Reset signal originating from an external source must have a duration of at least  $t_{\text{PULSE}}$  in order to


#### Figure 13. Reset Block Diagram

be recognised. This detection is asynchronous and therefore the MCU can enter Reset state even in Halt mode.

At the end of the Reset cycle, the MCU may be held in the Reset state by an External Reset signal. The RESET pin may thus be used to ensure  $V_{DD}$  has risen to a point where the MCU can operate correctly before the user program is run. Following a Reset event, or after exiting Halt mode, a 4096 CPU Clock cycle delay period is initiated in order to allow the oscillator to stabilise and to ensure that recovery has taken place from the Peset state.

In the high state, the RESET pin is connected internally to a pull-up resistor  $(K_{ON})$ . This resistor can be pulled low by external curcuitry to reset the device.

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment it is recommended to use the external connections shown in Figure 6.



#### RESET (Cont'd)

#### 3.2.4 Low Voltage Detector Reset

The on-chip Low Voltage Detector (LVD) generates a static reset when the supply voltage is below a reference value. The LVD functions both during power-on as well as when the power supply drops (brown-out). The reference value for a voltage drop is lower than the reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{\text{DD}}$  is below:

 $V_{LVDUP}$  when  $V_{DD}$  is rising

 $V_{LVDDOWN}$  when  $V_{DD}$  is falling

Provided the minimun  $V_{DD}$  value (guaranteed for the oscillator frequency) is above  $V_{LVDDOWN}$  , the MCU can only be in two modes:

- under full software control or


- in static safe reset


In this condition, secure operation is always ensured for the application without the need for external reset hardware.


During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

In noisy environments, the power supply may drop for short periods and cause the Low Vohage Detector to generate a Reset too Trequently. In such cases, it is recommended to use devices without the LVD Reset option and to rely on the watchdog function to detect application runaway conditions.










Note: See electrical characteristics for values of  $V_{LVDUP}$  and  $V_{LVDDOWN}$ 

Á7/

#### Figure 16. Temporization Viting diagram after an internal Reset



#### **4 INTERRUPTS**

The ST7 core may be interrupted by one of two different methods: maskable hardware interrupts as listed in the Interrupt Mapping Table and a nonmaskable software interrupt (TRAP). The Interrupt processing flowchart is shown in Figure 1.

The maskable interrupts must be enabled by clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see external interrupts subsection).

Note: After reset, all interrupts are disabled.

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to the Interrupt Mapping Table for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the clack.

**Note:** As a consequence of the IF.ET instruction, the I bit will be cleared and the main program will resume.

#### Priority Management

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case when several interrupts are simultaneousiv cending, an hardware priority defines which one will be serviced first (see the Interrupt Mapping Table).

#### Interrupts and Low Power Mode

All interrupts allow the processor to leave the WAIT low power mode. Only external and specifically mentioned interrupts allow the processor to leave the HALT low power mode (refer to the "Exit from HALT" column in the Interrupt Mapping Table).

#### 4.1 NON MASKABLE SOFTWARE INTERRUPT

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit. It will be serviced according to the flowchart on Figure 1.

#### **4.2 EXTERNAL INTERRUPTS**

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low power mode.

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pinc, connected to the same interrupt vector, are connigured as interrupts, their signals are logically ANDed and inverted before entering the coge/level detection block.

**Caution.** The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of an ANDed source (as described on the I/O ports section), a low level on an I/O pin configured as input with interrupt, masks the interrupt request even in case of rising-edge sensitivity.

#### **4.3 PERIPHERAL INTERRUPTS**

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by:

- Writing "0" to the corresponding bit in the status register or
- Access to the status register while the flag is set followed by a read or write of an associated register.


**Note**: the clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being enabled) will therefore be lost if the clear sequence is executed.



#### ST72E331 ST72T331

#### INTERRUPTS (Cont'd)

#### Figure 17. Interrupt Processing Flowchart



57

Downloaded from Arrow.com.

#### Table 6. Interrupt Mapping

Source Block	Description	Register Label	Flag	Exit from HALT	Vector Address	Priorit Order
RESET	Reset	N/A	N/A	yes	FFFEh-FFFFh	Highes
TRAP	Software	N/A	N/A	no	FFFCh-FFFDh	Priorit
	NOT USED				FFFAh-FFFBh	Ι.
	NOT USED				FFF8h-FFF9h	1
EI0	Ext. Interrupt (Ports PA0:PA3)	N/A	N/A		FFF6h-FFF7h	T I
EI1	Ext. Interrupt (Ports PF0:PF2)	N/A	N/A	VOC	FFF4h-FFF5h	1
El2	Ext. Interrupt (Ports PB0:PB3)	N/A	N/A	yes	FFF2h-FFF3h	
EI3	Ext. Interrupt (Ports PB4:PB7)	N/A	N/A		FFF0h-FFF1h	
	NOT USED	•			FFEEh-FFEFh	
SPI	Transfer Complete		SPIF			
581	Mode Fault	SPISR	MODF		FFECh-F.56D.າ	
TIMER A	Input Capture 1		ICF1_A		0	1
	Output Compare 1	_	OCF1_A			
	Input Capture 2	TASR	ICF2_A	e Y	FFEAh-FFEBh	
	Output Compare 2	_	OCF2_A			
	Timer Overflow	_	TOF_A			
	Input Capture 1		ICFT_E		-	1
	Output Compare 1		OCHI_B	-		
TIMER B	Input Capture 2	TBSK	ICF2_B	no	FFE8h-FFE9h	
	Output Compare 2		OCF2_B			
	Timer Overflow		TOF_B			
	Transmit Buffer Empty	1	TDRE		-	1
	Transmit Complete		тс			
SCI	Receive Buffer Full	SCISR	RDRF	-	FFE6h-FFE7h	V
	Idle Line Detect	_	IDLE			Lowe
	Overrun	-	OR			Priori
EEPROM	EEPPON End of Programming	EEPCR	E2ITE	-	FFE4h-FFE5h	1
	NOT USED				FFE2h-FFE3h	
	NOT USED				FFE0h-FFE1h	1



#### 4.4 POWER SAVING MODES

#### 4.4.1 Introduction

There are three Power Saving modes. Slow Mode is selected by setting the relevant bits in the Miscellaneous register. Wait and Halt modes may be entered using the WFI and HALT instructions.

#### 4.4.2 Slow Mode

In Slow mode, the oscillator frequency can be divided by a value defined in the Miscellaneous Register. The CPU and peripherals are clocked at this lower frequency. Slow mode is used to reduce power consumption, and enables the user to adapt clock frequency to available supply voltage.


#### 4.4.3 Wait Mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU. All peripherals remain active. During Wait mode, the I bit (CC Register) is cleared, so as to enable all interrupts. All other registers and memory remain unchanged. The MCU will remain in Wait mode until an Interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the Interrupt or Reset Service Routine.

The MCU will remain in Wait mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 18 below.

#### Figure 18. WAIT Flow Chart



#### POWER SAVING MODES (Cont'd)

#### 4.4.4 Halt Mode

The Halt mode is the MCU lowest power consumption mode. The Halt mode is entered by executing the HALT instruction. The internal oscillator is then turned off, causing all internal processing to be stopped, including the operation of the on-chip peripherals. The Halt mode cannot be used when the watchdog is enabled, if the HALT instruction is executed while the watchdog system is enabled, a watchdog reset is generated thus resetting the entire MCU.


When entering Halt mode, the I bit in the CC Register is cleared so as to enable External Interrupts. If an interrupt occurs, the CPU becomes active.

The MCU can exit the Halt mode upon reception of an interrupt or a reset. Refer to the Interrupt Mapping Table. The oscillator is then turned on and a stabilization time is provided before releasing CPU operation. The stabilization time is 4096 CPU clock cycles.

After the start up delay, the CPU continues operation by servicing the interrupt which wakes it up or by fetching the reset vector if a reset wakes it up.

Josolete Productis





#### 4.5 MISCELLANEOUS REGISTER

The Miscellaneous register allows to select the SLOW operating mode, the polarity of external interrupt requests and to output the internal clock.

Register Address: 0020h — Read/Write

Reset Value: 0000 0000 (00h)

7							0
PEI3	PEI2	мсо	PEI1	PEI0	PSM1	PSM0	SMS

Bit 7:6 = **PEI[3:2]** *External Interrupt EI3 and EI2 Polarity Options.* 

These bits are set and cleared by software. They determine which event on El2 and El3 causes the external interrupt according to Table 7.

 Table 7. El2 and El3 External Interrupt Polarity

 Options

MODE	PEI3	PEI2
Falling edge and low level (Reset state)	0	0
Falling edge only	1	0
Rising edge only	0	1
Rising and falling edge	1	1

**Note:** Any modification of one of these two bits resets the interrupt request related to this interrupt vector.

Bit 5 = MCO Main C'Jck Out

This bit is set and cleared by software. When set, it enables the curput of the Internal Clock on the PPF0 I/C part.

0 - PFD is a general purpose I/O port.

1 - MCO alternate function (f<sub>CPU</sub> is output on PF0 r in).

### Bit 4:3 = **PEI[1:0]** *External Interrupt EI1 and EI0 Polarity Options.*

These bits are set and cleared by software. They determine which event on EI0 and EI1 causes the external interrupt according to Table 8.

Table 8. EI0 and EI1	External Interrupt Polarity
Options	

MODE	PEI1	PEI0
Falling edge and low level (Reset state)	0	0
Falling edge only	1	0
Rising edge only	$\overline{\mathbf{O}}^{-}$	1
Rising and falling edge	1	1

**Note:** Any modification of one of these two bits resets the interrupt request related to this interrupt vector.

#### Bit 2:1 = **PSM[1:0]** Prescaler for Slow Mode

These bits are set and cleared by software. They determine the CPU clock when the SMS bit is set according to the following table.

#### Table 9. f<sub>CPU</sub> Value in Slow Mode

f <sub>CPU</sub> Value	PSM1	PSM0
f <sub>OSC</sub> / 4	0	0
f <sub>OSC</sub> / 16	0	1
f <sub>OSC</sub> / 8	1	0
f <sub>OSC</sub> / 32	1	1

Bit 0 = SMS Slow Mode Select

This bit is set and cleared by software.

0: Normal Mode -  $f_{CPU} = f_{OSC}/2$ 

(Reset state)

1: Slow Mode - the f<sub>CPU</sub> value is determined by the PSM[1:0] bits.

**67/** 

### **5 ON-CHIP PERIPHERALS**

#### **5.1 I/O PORTS**

#### 5.1.1 Introduction

The I/O ports offer different functional modes:

- transfer of data through digital inputs and outputs and for specific pins:

- analog signal input (ADC)
- alternate signal input/output for the on-chip peripherals.
- external interrupt generation

An I/O port is composed of up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

#### **5.1.2 Functional Description**

Each port is associated to 2 main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and some of them to an optional register:

- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register

The following description takes the account the OR register, for specific ports which do not provide this register refer to the I/C Fort Implementation Section 4.1.3. The generic I/O block diagram is shown on Figure 21.

#### 5.1.2.1 Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

#### Notes:

1. All the inputs are triggered by a Schmitt trigger.

2. When switching from input mode to output mode, the DR register should be written first to output the correct value as soon as the port is configured as an output.

#### Interrupt function

When an I/O is configured in Input with Interrupt, an event on this I/O can generate an external Interrupt request to the CPU. The interrupt polarity is given independently according to the description mentioned in the Miscellaneous register or in the interrupt register (where available).

Each pin can independently generate an Interrupt request.

Each external interrupt vector is link to to a dedicated group of I/O port pins (see Interrupts section). If several input pins are contigured as inputs to the same interrupt vector, their signals are logically ANDed before entering the edge/level detection block. For this reason if one of the interrupt pins is tied low, it masks the other ones.

#### 5.1.2.2 Output Mode

The pin is configured in output mode by setting the corresponding DDR register bit.

In this mode, writing "0" or "1" to the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

**Note**: In this mode, the interrupt function is disabled.

#### 5.1.2.3 Digital Alternate Function

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over standard I/O programming. When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin's state is also digitally readable by addressing the DR register.

#### Notes:

1. Input pull-up configuration can cause an unexpected value at the input of the alternate peripheral input.

2. When the on-chip peripheral uses a pin as input and output, this pin must be configured as an input (DDR = 0).

**Warning:** The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.



#### 5.1.2.4 Analog Alternate Function


When the pin is used as an ADC input the I/O must be configured as input, floating. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

Warning: The analog input voltage level must be within the limits stated in the Absolute Maximum Ratings.


#### 5.1.3 I/O Port Implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input (see Figure 21) or true open drain. Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 20. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.



#### 28/107

**S** 



#### **Table 10. Port Mode Configuration**

Configuration Mode	Pull-up	P-buffer	V <sub>DD</sub> Diode
Floating	0	0	1
Pull-up	1	0	1
Push-pull	0	1	1
True Open Drain	not present	not present	not present
Open Drain (logic level)	0	0	1

#### Legend:

- 0 present, not activated
- 1 present and activated

- No OR Register on some ports (see register map).

- ADC Switch on ports with analog alternate functions.

57

Notes:

#### **Table 11. Port Configuration**

Port	Pin name	Input	t (DDR = 0)	Output (DDR = 1)		
Pon	Fin name	OR = 0	OR = 1	OR = 0	OR =1	
	PA0:PA2 <sup>1)</sup>	floating*	pull-up with interrupt	open-drain	push-pull	
Port A	PA3	floating*	pull-up with interrupt	open-drain	push-pull	
	PA4:PA7	fl	oating*	open drain, high sink capability		
De rt D	PB0:PB4	floating*	pull-up with interrupt	open-drain	push-pull	
Port B	PB5:PB7 1)	floating*	pull-up with interrupt	open-drain	push-pu'l	
Port C	PC0:PC7	floating*	pull-up	open-drain	ouch-pull,	
Port D	PD0:PD5	floating*	pull-up	open-drain	push-pull	
Poll D	PD6:PD7 1)	floating*	pull-up	open drain	push-pull	
Port E	PE0:PE1	floating*	pull-up	open-drain	push-pull	
POILE	PE4:PE7 1)	flo	pating* <sup>2)</sup>	open drain, high	sink capability <sup>3)</sup>	
Port F	PF0:PF2	floating*	pull-up with interrupt	open-drain	push-pull	
FUILF	PF4, PF6, PF7	floating*	oı II-up	open-drain	push-pull	

#### Notes:

1. ST72T331N only

2. For OTP/EPROM version, when OR=0: floating c when OR=1: reserved

3. For OTP/EPROM version, when OR=0: open drain, high sink capability & when OR=1: reserved

\* Reset state (The bits corresponding to unavailable pins are forced to 1 by hardware, this affects the reset status value).

Warning: All bits of the DDR register which correspond to unconnected I/Os must be left at their reset value. They must not be modified by the user otherwise a spurious interrupt may be generated.

**/** 

30/107

J.

5.1.4 Register Description

#### 5.1.4.1 Data registers

Port A Data Register (PADR) Port B Data Register (PBDR) Port C Data Register (PCDR) Port D Data Register (PDDR) Port E Data Register (PEDR) Port F Data Register (PFDR) Read/Write

Reset Value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0

#### Bit 7:0 = D7-D0 Data Register 8 bits.

The DR register has a specific behaviour according to the selected input/output configuration. Writing the DR register is always taken in account even if the pin is configured as an input. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

5.1.4.2 Data direc	ction registers
--------------------	-----------------

Port A Data Direction Register (Pr DDR)

Port B Data Direction Register (PBDDR)

Port C Data Direction Register (PCDDR)

Port D Data Direction. Register (PDDDR)

Port E Date Direction Register (PEDDR)

Port F Data Direction Register (PFDDR)

Read/Write

Reset Value: 0000 0000 (00h) (input mode)


7							0
DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0

**Bit 7:0 = DD7-DD0** *Data Direction Register 8 bits.* The DDR register gives the input/output direction configuration of the pins. Each bits is set and cleared by software.

0: Input mode 1: Output mode

#### 5.1.4.3 Option registers

Port A Option Register (PAOR) Port B Option Register (PBOR) Port C Option Register (PBOR) Port D Option Register (PBOR) Port E Option Register (PBOR) Port F Option Register (PFOR) Read/Write Reset Value: see Register Memory Map (Pb) 34



#### Bit 7:0 = 07-05 Option Register 8 bits.

The OR register allow to distinguish in input mode if the interrupt capability or the floating configuration is selected.

In purput mode it select push-pull or open-drain capability.

Each bit is set and cleared by software.

Input mode:

0: floating input

1: input pull-up with interrupt

Output mode:

0: open-drain configuration

1: push-pull configuration



#### ST72E331 ST72T331

#### I/O PORTS (Cont'd)

#### Table 12. I/O Port Register Map

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0000h	PADR	D7	D6	D5	D4	D3	D2	D1	D0
0001h	PADDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DDC
0002h	PAOR	07	O6	O5	O4	O3	O2	O1	00
0004h	PCDR	D7	D6	D5	D4	D3	D2	D1	D0
0005h	PCDDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	L70
0006h	PCOR	07	O6	O5	O4	O3	O2	01	00
0008h	PBDR	D7	D6	D5	D4	D3	D2	51	D0
0009h	PBDDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD
000Ah	PBOR	07	O6	O5	O4	O3	72	O1	00
000Ch	PEDR	D7	D6	D5	D4	D2	D2	D1	D0
000Dh	PEDDR	DD7	DD6	DD5	DD4	D n 3	DD2	DD1	DD
000Eh	PEOR	07	O6	O5	02	03	O2	O1	00
0010h	PDDR	D7	D6	D5	<u>P</u> 7	D3	D2	D1	DC
0011h	PDDDR	DD7	DD6	DL`5	DD4	DD3	DD2	DD1	DD
0012h	PDOR	07	O6	O5	O4	O3	O2	01	00
0014h	PFDR	D7	76	D5	D4	D3	D2	D1	D0
0015h	PFDDR	DD7	L'D6	DD5	DD4	DD3	DD2	DD1	DD
0016h	PFOR		O6	O5	O4	O3	O2	01	00
0016h	PFDR PFDDR PFOR	03:0	O6	O5	04	03	02	01	00

57


#### 5.2 EEPROM (EEP)

#### 5.2.1 Introduction

The Electrically Erasable Programmable Read Only Memory is used to store data that need a non volatile back-up. The use of the EEPROM requires a basic protocol described in this chapter.

#### 5.2.2 Main Features

- Up to 16 bytes programmed in the same cycle
- EEPROM mono-voltage (charge pump)
- Chained erase and programming cycles
- Internal control of the global programming cycle duration
- End of programming cycle interrupt flag
- WAIT mode management



EEPROM (Cont'd)

#### 5.2.3 Functional description

#### 5.2.3.1 Read operation (E2LAT=0)

The EEPROM can be read as a normal ROM location when the E2LAT bit of the CR register is cleared. In a read cycle, the desired byte is put on the data bus in less than 1 CPU clock cycle. This means that reading data from EEPROM takes the same time as reading data from EPROM, but this memory cannot be used to execute machine code.

#### 5.2.3.2 Write operation (E2LAT=1)

The EEPROM programming flowchart is shown in Figure 24.

To access write mode set the E2LAT bit, the E2PGM bit stays cleared. Then when a write access to the EEPROM occurs, the value on the data bus is latched on the 16 data latches depending on the address.

When E2PGM is set, all the previous bytes written (1 up to 16) are programmed in the EEPROM cells. The effective high address (row) is determined by the last EEPROM write sequence. To avoid wrong programming, the user must take care that all the bytes written between two programming sequences have the same high address: only the four Least Significant Bits of the address can change.

At the end of the cycle, the E2PGM and E2LAT bits are cleared simultaneously, and an interrupt is generated if the E2ITE bit is set.

**Note**: Care should be taken during the programming cycle. Writing to the same memory location will over-program the memory (logical AND between the two write access data result) because the data latches are only cleared at the end of the programming cycle and by the falling eagle of E2LAT bit.

It is not possible to read the latched acta

#### 5.2.3.3 EEPROM Access Siro, handling

If a read access occurs while E2LAT=1, then the data bus will not be uriven.


If a write access occurs while E2LAT=0, then the data on the buc will not be latched.

If a programming cycle is interrupted (by software/ RESE1 action), the memory data will not be guaranteed.

Á7/

#### EEPROM (Cont'd)

#### Figure 23. EEPROM Programming Cycle



#### EEPROM (Cont'd)

#### 5.2.4 Low Power Modes

Mode	Description
WAIT	The EEPROM can enter WAIT mode on execution of the WFI instruction of the microcontroller. The EEPROM will immediately enter this mode if there is no programming in progress, other- wise the EEPROM will finish the cycle and then enter WAIT mode.
HALT	The EEPROM interrupt exits from Wait mode. The EEPROM immediately enters HALT mode if the microcontroller executes the HALT in- struction. Therefore the EEPROM will stop the function in progress, and data may be corrupt- ed.

#### 5.2.5 Interrupts

				5
Interrupt Event	Event Flag	Enable Control Bit	Ex.+ \roin Wait	Exit from Halt
End of Programming Cycle	E2PGM		Yes	No

**Note**: This event generates an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).

#### 5.2.6 Register Description EEPROM CONTROL REGISTER (CR)

Read/Write Reset Value: 0000 0000 (00h)

	7		_	_		d'h	50	
	0	0	0	0	0	E2IT.	E2PGM	

Bit 7:3 = Reserved, to cod by hardware to 0.

#### Bit 2 = **E2ITE**. Interrupt enable.

This bit is set and cleared by software. It enables the Data EFFROM interrupt capability when the E2FGM bit is cleared by hardware. The interrupt request is automatically cleared when the software enters the interrupt routine.

0: Interrupt disabled

1: Interrupt enabled

Pit i = E2LAT: Read/Write mode.

This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if E2PGM=0. 0: Read mode 1: Write mode

Bit 0 = **E2PGM**: *Programming Control.* 

This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware and an interrupt is generated if the E2ITE bit is set.

0: Programming finished or not started

1: Programming cycle is in progress

**Note**: if the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed.

**/۲**۸

### **5.3 WATCHDOG TIMER (WDG)**

### 5.3.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

### 5.3.2 Main Features

- Programmable timer (64 increments of 12288 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) after a HALT instruction or when the T6 bit reaches zero


### Figure 25. Watchdog Block Diagram

- Hardware Watchdog selectable by option byte
- Watchdog Reset indicated by status flag (in versions with Safe Reset option only)

### **5.3.3 Functional Description**

The counter value stored in the CR register (bits T[6:0]), is decremented every 12,288 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) C!!s over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pir for typically 500ns.



### WATCHDOG TIMER (Cont'd)

The application program must write in the CR register at regular intervals during normal operation to prevent an MCU reset. The value to be stored in the CR register must be between FFh and C0h (see Table 1):

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset.

### Table 13.Watchdog Timing (f<sub>CPU</sub> = 8 MHz)

	CR Register initial value	WDG timeout period (ms)
Max	FFh	98.304
Min	C0h	1.536

**Notes:** Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.

### 5.3.4 Hardware Watchdog Cotion

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used.

Refer to the device-specific Option Byte description.

### 5.3.5 Low Power Modes

Node	Description
WAIT	No effect on Watchdog.
HALT	Immediate reset generation as soon as the HALT instruction is executed if the Watchdog is activated (WDGA bit is set).

### 5.3.6 Interrupts

None.

### 5.3.7 Register Description CONTROL REGISTER (CR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	то

### Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGh = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option byte.

### Bit $6:0 = T' f_{\cdot} \eta_{j}$ 7-bit timer (MSB to LSB).

These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

### **STATUS REGISTER (SR)**

Read/Write

Reset Value\*: 0000 0000 (00h)

7							0
-	-	-	-	-	-	-	WDOGF

### Bit 0 = WDOGF Watchdog flag.

This bit is set by a watchdog reset and cleared by software or a power on/off reset. This bit is useful for distinguishing power/on off or external reset and watchdog reset.

0: No Watchdog reset occurred

1: Watchdog reset occurred

\* Only by software and power on/off reset

**Note:** This register is not used in versions without LVD Reset.

**۲/** 

	Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
	2A	WDGCR Reset Value	WDGA 0	T6 1	T5 1	T4 1	T3 1	T2 1	T1 1	T0 1
	2B	WDGSR Reset Value	- 0	- 0	- 0	- 0	- 0	- 0	- 0	WDOGF 0
0	050let	Reset Value	Jotle	3	0,05		eP	rodi	JCt	5)

Table 14. Watchdog Timer Register Map and Reset Values



### 5.4 16-BIT TIMER

#### 5.4.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of up to two input signals (*input capture*) or generating up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

### 5.4.2 Main Features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8.
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge
- Output compare functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programma'ore signals
  - 2 dedicated status liags
  - 1 dedicated markable interrupt
- Input capture functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
- 1 dedicated maskable interrupt
- Pulse Width Modulation mode (PWM)
- One Pulse mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)\*

The Block Diagram is shown in Figure 1.

\*Note: Some timer pins may not be available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

#### 5.4.3 Functional Description

### 5.4.3.1 Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high & low.

Counter Register (CR):

- Counter High Register (CHR) is the most significant byte (MS Byte).
- Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

- Alternate Counter High Register (ACHR) is the most significant byte (M 3 Eyre).
- Alternate Counter Love Register (ACLR) is the least significan, byte (LS Byte).

These two real-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register (SR). (See note at the end of paragraph titled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value.


Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in Table 1. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits.

The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or an external frequency.


**۲/** 

### Figure 26. Timer Block Diagram



**16-bit Read Sequence:** (from either the Counter Register or the Alternate Counter Register).

Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, One Pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated in.
  - TOIE bit of the CR1 register is set and
  - I bit of the CC rugister is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true. Clearing the overflow interrupt request is done in two steps:

1. Reading the SR register while the TOF bit is set. 2. An access (read or write) to the CLR register.

**Note:** The TOF bit is not cleared by accessing the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

### 5.4.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in the CR2 register.


The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronised with the falling edge of the internal CPU clock.


A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

**۲/** 


### Figure 27. Counter Timing Diagram, internal clock divided by 2



### Figure 28. Counter Timing Diagram, internal clock divided by 4



### Figure 29. Counter Timing Diagram, internal clock divided by 8



Note: The MCU is in reset state when the internal reset signal is high. When it is low, the MCU is running.

57

### 5.4.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-bit timer.

The two input capture 16-bit registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected by the ICAP*i* pin (see figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

The IC*i*R register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter:  $(f_{CPU}/CC[1:0])$ .

### Procedure:

10501

To use the input capture function, select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 1).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as a floating input).

And select the following in the CR1 register.

- Set the ICIE bit to generate an ir terrupt after an input capture coming from *k* it is the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the EDG1 bit (the ICAP1pin must be configured as a floating input).

When an input capture occurs:

- The ICF*i* bit is set.
- The IC*i*R register contains the value of the free running counter on the active transition on the ICAP*i* pin (see Figure 6).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF bit is set.
- 2. An access (read or write) to the CI\_R register.

#### Notes:

- 1. After reading the 'C/HR register, the transfer of input captur → data is inhibited and ICF*i* will never bc set until the IC/LR register is also read
- 2. The UC/R register contains the free running counter value which corresponds to the most recent input capture.
- 3. The 2 input capture functions can be used together even if the timer also uses the 2 output compare functions.
- 4. In One Pulse mode and PWM mode only the input capture 2 function can be used.
- 5. The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activate the input capture function.


Moreover if one of the ICAPi pin is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICiHR (see note

1).

**۲/** 

6. The TOF bit can be used with an interrupt in order to measure events that exceed the timer range (FFFFh).

### Figure 30. Input Capture Block Diagram





	de				
TIMER CLOCK		1		]	
COUNTER REG.ST_A	FF01 X	FF02	X	FF03	X
CAPI PIN					
ICAPI FLAG					
ICAPI REGISTER				X	FF03
Note: Active edge	e is rising edge.				
<b></b>					

### 5.4.3.4 Output Compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OC*i*R value to 8000h.

Timing resolution is one count of the free running counter:  $(f_{CPU/CC[1:0]})$ .

#### Procedure:

To use the output compare function, select the following in the CR2 register:

- Set the OC/E pit if an output is needed then the OCMPi pin is dedicated to the output compare i signal
- Select the timer clock (CC[1:0]) (see Table 1).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCF*i* bit is set.

- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR2 register and the I bit is cleared in the CC register (CC).

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} i \text{R} = \frac{\Delta t * f_{\text{CPU}}}{\text{PRESC}}$$

Where:

- $\Delta t$  = Output compare ceriod (in seconds)
- f<sub>CPU</sub> = CPU clock 'requency (in hertz)
- PRESC = Timer prescaler factor (2, 4 or 8 depencing on CC[1:0] bits, see Table 1)

If the timer clock is an external clock, the formula is.

$$\Delta OC R = \Delta t * f_{FXT}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OCiLR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCF*i* bit, which may be already set).
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit).



### Notes:

- 1. After a processor write cycle to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. If the OC*i*E bit is not set, the OCMP*i* pin is a general I/O port and the OLVL*i* bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- 3. When the timer clock is  $f_{CPU}/2$ , OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value (see Figure 8). This behaviour is the same in OPM or PWM mode. When the timer clock is  $f_{CPU}/4$ ,  $f_{CPU}/8$  or in external clock mode, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value plus 1 (see Figure 9).
- 4. The output compare functions can be used both for generating external events on the OCMP*i* pins even if the input capture mode is also used.
- 5. The value in the 16-bit OC*i*R register and the OLV*i* bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.


### Figure 32. Output Compare Block Diagram

### Forced Compare Output capability

When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit=1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

FOLVL*i* bits have no effect in either One-Pulse mode or PWM mode.






### ST72E331 ST72T331

### 16-BIT TIMER (Cont'd)

## Figure 33. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/2



### Figure 34. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/4

		SU
	INTERNAL CPU CLOCK	
	TIMER CLOCK	
	COUNTER REGISTER	2ECFX2ED0X2ED1X2ED2X2ED3X2ED4
	OUTPUT COMPARE REGISTER i (OCRi)	2ED3
	COMPARE REGISTER / LATCH	
	OUT PUT COMPARE FLAG i (OCFi)	
	OCMPi PIN (OLVLi=1)	
~	050	

57

48/107

Γ

### 5.4.3.5 One Pulse Mode


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The One Pulse mode uses the Input Capture1 function and the Output Compare1 function.

### Procedure:

To use One Pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 1).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and the OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t \cdot t_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in 'ien.<sup>7</sup>)

PRESC = Timer prescaler factor (2) 4 or 8 depending on the CC[1:0] bi.s, see Table 1)

If the timer clock is an external clock the formula is:

Where:

t

= Pulse period (in seconds)


EXT = External timer clock frequency (in hertz)


When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin (see Figure 10).


### Notes:

- 1. The OCF1 bit cannot be set by hardware in One Pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When One Pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate that a period of time has elapsed but cannot generate an output waveform because the OLVL2 level is dedicated to One Pulse mode.

### Figure 35. One Pulse Mode Timing Example







57

### 5.4.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

The Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so these functions cannot be used when the PWM mode is activated.


### Procedure

To use Pulse Width Modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if OLVL1=0 and OLVL2=1, using the formula in the opposite column.
- Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC2R register.
- 4. Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the time clock (CC[1:0]) (see Table 1).

If OLVL1=1 and OLVL2=0, the length of the positive pulse is the difference between the OC2R and OC1R reporters.

If CLV1=OLVL2 a continuous signal will be seen on the OCMP1 pin.



The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

 $f_{CPU} = CPU \operatorname{clock} \operatorname{frequency} (\operatorname{in} \operatorname{hertz})$ 

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 1)

If the timer clock is an external cloc' the tormula is:

Where:

t

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 11)

### Notes:

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode, therefore the Output Compare interrupt is inhibited.
- 3. The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected from the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset after each period and ICF1 can also generate an interrupt if ICIE is set.
- 5. When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.

### 5.4.4 Low Power Modes

Mode	Description
WAIT	No effect on 16-bit Timer. Timer interrupts cause the device to exit from WAIT mode.
	16-bit Timer registers are frozen.
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequent- ly, when the MCU is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.

### 5.4.5 Interrupts

Interrupt Event		Event Flag	Enahle Control Fit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode			ICIE	Yes	No
Input Capture 2 event	. (	ICF2		Yes	No
Output Compare 1 event (not available in PWM mode)	0	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)		OCF2		Yes	No
Timer Overflow event	, S	TOF	TOIE	Yes	No

**Note:** The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

## 5.4.6 Summary of Timer modes

MODES	AVAILABLE RESOURCES						
MODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2			
Input Capture (1 anc or 2)	Yes	Yes	Yes	Yes			
Output Compare (1 an 1/or 2)	Yes	Yes	Yes	Yes			
One Pulse mote	No	Not Recommended <sup>1)</sup>	No	Partially <sup>2)</sup>			
PWM Mcd	No	Not Recommended <sup>3)</sup>	No	No			

**S** 

<sup>1)</sup> Scenote 4 in Section 0.1.3.5 One Pulse Mode

<sup>21</sup> See note 5 in Section 0.1.3.5 One Pulse Mode

<sup>3)</sup> See note 4 in Section 0.1.3.6 Pulse Width Modulation Mode

### 5.4.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

### **CONTROL REGISTER 1 (CR1)**

### Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = ICIE Input Capture Interrupt Enable. 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

### Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is enabled whenever the TOF bit of the SR register is se

### Bit 4 = FOLV2 Forced Output Compare 2.

- This bit is set and cleared by software.
- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

Bit 3 = FOLV1 Forced Output Compare 1.

- This bit is set and cleared by software.
- 0: No effect on the OCMP1 pin.
- 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

### Bit 2 = OLVL2 Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is see in the CR2 register. This value is copied to the OCMP1 pin in One Pulse mode and Pulse Width Modulation mode.

Bit 1 = IEL'G1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture. 0. A falling edge triggers the capture. 1: A rising edge triggers the capture.

### Bit 0 = OLVL1 Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

### 16-BIT TIMER (Cont'd) CONTROL REGISTER 2 (CR2)

#### Read/Write

Reset Value: 0000 0000 (00h)

7							0
OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG

### Bit 7 = **OC1E** *Output Compare 1 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the internal Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

### Bit 6 = **OC2E** *Output Compare 2 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the internal Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (i/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

### Bit 5 = **OPM** One Pulse moc'e.

- 0: One Pulse mode is not active.
- 1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

### Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

### Bits 3:2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

### Table 15. Clock Control Bits

Timer Clock	CC1	005
f <sub>CPU</sub> / 4	6	0
f <sub>CPU</sub> / 2	2	1
f <sub>CPU</sub> / 8		0
External Clock (wher available)	1	1

16

Note: If the external clock pin is not available, prographing the external clock configuration stops ine counter.

### Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture. 0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

## Bit 0 = **EXEDG** External Clock Edge.

This bit determines which type of level transition on the external clock pin (EXTCLK) will trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.

### 16-BIT TIMER (Cont'd) STATUS REGISTER (SR)

Read Only

Reset Value: 0000 0000 (00h)

The three least significant bits are not used.

7						_	0
ICF1	OCF1	TOF	ICF2	OCF2	0	0	0

### Bit 7 = ICF1 Input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

### Bit 6 = **OCF1** Output Compare Flag 1.

- 0: No match (reset value).
- 1: The content of the free running counter matches the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

### Bit 5 = TOF Timer Overflow Flag.

0: No timer overflow (reset value).

1: The free running counter has rolled ever from FFFFh to 0000h. To clear this bit, inst read the SR register, then read or write the low byte of the CR (CLR) register.

**Note:** Reading or writing the ACLR register does not clear TOF.

### Bit 4 = ICF2 most Capture Flag 2.

0: No inclu capture (reset value).

1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

#### Bit 3 = **OCF2** *Output Compare Flag 2.* 0: No match (reset value).

1: The content of the free running counter matches the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

Bit 2-0 = Reserved, forced by hardware to 0.

### **INPUT CAPTURE 1 HIGH REGISTER (IC1HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).


7				0
MSB				LSB

### INPUT CAPTURE 1 LOW REGISTER (IC1LR)

Read Only

Reset Value: Undefined

This is an 8-bit reactionly register that contains the low part of the counter value (transferred by the input capture 1 event).



### OUTPUT COMPARE 1 HIGH REGISTER (OC1HR)

Read/Write

7

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

'				0	
MSB				LSB	

# OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0	
MSB				LSB	

57

Λ

# OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

#### Read/Write

7

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

1				0	
MSB				LSB	

# OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

#### Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7					0	
MS	в				LSB	

### **COUNTER HIGH REGISTER (CHR)**

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7	20	U		0
MSB				LSB

### COUNTER LOW REGISTER (CLR)

#### Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the SR register clears the TOF bit.

7				0
MSB				LSB

# ALTERNATE COUNTER HIGH REGISTER (ACHR)

### Read Only

Λ

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0
MSB				LSB

### ALTERNATE COUNTER LOV( REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (50h)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. Are access to this register after an access to SR register does not clear the TOF bit in SR register.

<b>V</b>	_			0
MSB				LSB

### INPUT CAPTURE 2 HIGH REGISTER (IC2HR)

#### Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

### **INPUT CAPTURE 2 LOW REGISTER (IC2LR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

1				0
MSB				LSB

56/107



~

### Table 16. 16-Bit Timer Register Map and Reset Values

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
TimerA: 32	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL
TimerB: 42	Reset Value	0	0	0	0	0	0	0	0
TimerA: 31	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXED
TimerB: 41	Reset Value	0	0	0	0	0	0	0	0
TimerA: 33	SR	ICF1	OCF1	TOF	ICF2	OCF2	-	-	-
TimerB: 43	Reset Value	0	0	0	0	0	0	0	5
TimerA: 34	IC1HR	MSB							LSE
TimerB: 44	Reset Value	-	-	-	-	-			-
TimerA: 35	IC1LR	MSB							LSE
TimerB: 45	Reset Value	-	-	-	-	- <	D C	-	-
TimerA: 36	OC1HR	MSB	-	-	-	0	-	-	LSE
TimerB: 46	Reset Value	1	0	0	0	6	0	0	0
TimerA: 37	OC1LR	MSB	-	-	-		-	-	LSE
TimerB: 47	Reset Value	0	0	0	ŝ	0	0	0	0
TimerA: 3E	OC2HR	MSB	-		P .	-	-	-	LSE
TimerB: 4E	Reset Value	1	0	0	0	0	0	0	0
TimerA: 3F	OC2LR	MSB	-	-	-	-	-	-	LSE
TimerB: 4F	Reset Value	0	0	0	0	0	0	0	0
TimerA: 38	CHR	MSB	5						LSE
TimerB: 48	Reset Value	1	1	1	1	1	1	1	1
TimerA: 39	CLR	MSB							LSE
TimerB: 49	Reset V. lue	1	1	1	1	1	1	0	0
TimerA: 3A		MSB							LSE
TimerB: 1,	Reset Value	1	1	1	1	1	1	1	1
Ti net,^: 3B	ACLR	MSB							LSE
Ti nerB: 4B	Reset Value	1	1	1	1	1	1	0	0
TimerA: 3C	IC2HR	MSB							LSE
TimerB: 4C	Reset Value	-	-	-	-	-	-	-	-
TimerA: 3D	IC2LR	MSB							LSE
TimerB: 4D	Reset Value	-	-	-	-	-	-	-	-

### 5.5 SERIAL COMMUNICATIONS INTERFACE (SCI)

### 5.5.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

### 5.5.2 Main Features


- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 250K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver wake-up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- Three error detection flags:
  - Overrun error
  - Noise error
  - Frame error
- Five interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive dare register full
  - Idle in eleceived
  - Overrun error detected

### 5.5.3 General Description

The interface is externally connected to another device by two pins (see Figure 2.):

- TDO: Transmit Data Output. When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.
- Through this pins, serial data is trar smitted and received as frames comprising:
- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit inducating that the frame is complete.
- This intenace uses two types of baud rate generator:
- A conventional type for commonly-used baud rates,
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.

### Figure 37. SCI Block Diagram



### 5.5.4 Functional Description

The block diagram of the Serial Control Interface, is shown in Figure 1.. It contains 6 dedicated registers:

- Two control registers (CR1 & CR2)
- A status register (SR)
- A baud rate register (BRR)
- An extended prescaler receiver register (ERPR)
- -An extended prescaler transmitter register (ETPR)

Refer to the register descriptions in Section 0.1.7 for the definitions of each bit.

### 5.5.4.1 Serial Data Format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the CR1 register (see Figure 1.).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start oit

Transmission and reception are driven by their own baud rate generator.

Á7/

										×	2		
	9	-bit Wo	ord ler	ngth (I	VI bit i	s set)				Pos	sible		Next Data Frame
				Da	ta Fra	me			30	Pa	arity Bit		Next
		Start Bit	Bit0 I	Bit1 E	Bit2	Bit3 I	Bit4 E	− − − Bitf ⊥ I	Bit6		-	Stop	Start Bit
		DIL										Bit	
				الما	ອ Fran								Start Bit
				iuic									
				<b>B</b> ve	eak Fra	ame							Extra Start
			76			une							'1' Bit
						_							
	10	8 o't V	Nord I			t is res	set)			Possible			Next Data Frame
	$cO^{\prime}$			Dat	ta Fra	me				Parity Bit		Ne	
~	05	Start Bit	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Stop Bit	Sta Bi	art t
				Idle	Fram	ne						Sta Bit	rt
_													
Э		1		Bre	ak Fra	ame						Ext	ra Start Bit
												1	

### Figure 38. Word length programming

#### 5.5.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the CR1 register.

### **Character Transmission**

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the DR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 1.).

### Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the BRR and the ETPR registers.
- Set the TE bit to assign the TDO pin to the alternate function and to send a idle frame as first transmission.
- Access the SR register and write the data to send in the DR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

1. An access to the SR register

- 2. A write to the DR register
- The TDRE bit is set by hardware end it indicates:
- The TDR register is empty.
- The data transfe: is beginning.
- The next date can be written in the DR register without over writing the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

We can a transmission is taking place, a write insubstitution to the DR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the DR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set. When a frame transmission is complete (after the stop bit or after the break frame) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

1. An access to the SR register

2. A write to the DR register

**Note:** The TDRE and TC bits are cleared by the same software sequence.

### **Break Characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see Figure 2.).

As long as the SBK bit is set the SCI send break frames to the TDO pin After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

### Idle Chara :ters

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Ciearing and then setting the TE bit during a transmission sends an idle frame after the current word.

**Note:** Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the DR.



### 5.5.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the CR1 register.

#### Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, DR register consists in a buffer (RDR) between the internal bus and the received shift register (see Figure 1.).

### Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the BRR and the ERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SR register
- 2. A read to the DP register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

### **Break Character**

When a break character is received, the SCI hanc'es it as a framing error.

#### Idle Character

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

#### **Overrun Error**

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the TDR register as long as the RDRF bit is not cleared.

When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bivic soft and the I bit is cleared in the CCR registor.

The OR bit is reset by an access to the SR register followed by a DR register read operation.

#### Noise Error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

When more is detected in a frame:

- The NF is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the DR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF bit is reset by a SR register read operation followed by a DR register read operation.

### Framing Error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.


When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the DR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SR register read operation followed by a DR register read operation.



### Figure 39. SCI Baud Rate and Extended Prescaler Block Diagram



#### 5.5.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

 $Tx = \frac{f_{CPU}}{(32*PR)*TR} \qquad Rx = \frac{f_{CPU}}{(32*PR)*RR}$ 

with:

PR = 1, 3, 4 or 13 (see SCP0 & SCP1 bits)

TR = 1, 2, 4, 8, 16, 32, 64,128

(see SCT0, SCT1 & SCT2 bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR0,SCR1 & SCR2 bits)

All this bits are in the BRR register.

**Example:** If f<sub>CPU</sub> is 8 MHz (normal mode) and if PR=13 and TR=RR=1, the transmit and receive baud rates are 19200 baud.

**Note:** the baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

### 5.5.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value proscaler, whereas the conventional Baud Rate Ger erator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 3.

The output clock rate sent to the transmitter or to the receiver will be the output from the 16 divider divided by a factor, ranging from 1 to 255 set in the ERPR of the EIPR register.

Note: the extended prescaler is activated by setting the ETPR or ERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 + ETPR} \qquad Rx = \frac{f_{CPU}}{16 + ERPR}$$

with:

ETPR = 1,..,255 (see ETPR register)

ERPR = 1,.. 255 (see ERPR register)

### 5.5.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SC, service overhead for all non addressed receivers

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RVU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

I the receive interrupt are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognised an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

**47/** 

### 5.5.5 Low Power Modes

Mode	Description
WAIT	No effect on SCI.
VVALL	SCI interrupts cause the device to exit from Wait mode.
HALT	SCI registers are frozen.
TALI	In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

### 5.5.6 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Winit	Exit from Halt
Transmit Data Register Empty	TDRE	TIE	Yes	No
Transmission Complete	TC	TCh	Yes	No
Received Data Ready to be Read	RDRF	FIE	Yes	No
Overrrun Error Detected	<b>G</b> R		Yes	No
Idle Line Detected	IDLE	ILIE	Yes	No

The SCI interrupt events are connected to the same interrupt vector (see Interrupts chapter).

These even is generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction)



## 5.5.7 Register Description

### STATUS REGISTER (SR)

Read Only

Reset Value: 1100 0000 (C0h)

7							0
TDRE	тс	RDRF	IDLE	OR	NF	FE	-

Bit 7 = TDRE Transmit data register empty.

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE =1 in the CR2 register. It is cleared by a software sequence (an access to the SR register followed by a write to the DR register).

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

**Note**: data will not be transferred to the shift register as long as the TDRE bit is not reset.

### Bit 6 = **TC** Transmission complete.

This bit is set by hardware when transmission of a frame containing Data, a Preamble or a Break is complete. An interrupt is generated if TCI5=1 in the CR2 register. It is cleared by a software sequence (an access to the SR register 'orlowed by a write to the DR register).

0: Transmission is not complete

1: Transmission is complete

### Bit 5 = RDRF Received data ready flag.

This bit is set by baraware when the content of the RDR register has been transferred into the DR register. As interrupt is generated if RIE=1 in the CR2 register. It is cleared by a software sequence (an access to the SR register followed by a read to the DR register).

0: Data is not received

1: Received data is ready to be read

### Bit 4 = IDLE Idle line detect.

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE=1 in the CR2 register. It is cleared by a software sequence (an access to the SR register followed by a read to the DR register). 0: No Idle Line is detected

1: Idle Line is detected

1: Idle Line is detected

**Note:** The IDLE bit will not be set again until the RDRF bit has been set itself (i.e. a new idle line occurs). This bit is not set by an idle line when the receiver wakes up from wake-up mode.

### Bit 3 = **OR** Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF=1. An interrupt is generated if RIE=1 in the CR2 register. It is cleared by a software sequence (an access to the SR register followed by a read to the DR register).

0: No Overrun error

1: Overrun error is detected

Note: When this bit is set PDR register content will not be lost but the solid register will be overwritten.

#### Bit 2 = NF Noise ilag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SR register followed by a read to the DR register).

C: No noise is detected

1: Noise is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

### Bit 1 = **FE** Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SR register followed by a read to the DR register).

0: No Framing error is detected

1: Framing error or break character is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

Bit 0 = Unused.



### SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 1 (CR1)

Read/Write

Reset Value: Undefined



### Bit 7 = R8 Receive data bit 8.

This bit is used to store the 9th bit of the received word when M=1.

### Bit 6 = T8 Transmit data bit 8.

This bit is used to store the 9th bit of the transmitted word when M=1.

### Bit 4 = **M** Word length.

This bit determines the word length. It is set or cleared by software.

0: 1 Start bit, 8 Data bits, 1 Stop bit

1: 1 Start bit, 9 Data bits, 1 Stop bit

### Bit 3 = WAKE Wake-Up method.

This bit determines the SCI Wake-Up method, it is set or cleared by software. 0: Idle Line 1: Address Mark

### CONTROL REGISTER 2 (CR2)

### Read/Write

Reset Value: 0000 0000 (00h)

7 10						0
	RIE	ILIE	TE	RE	RWU	SBK

Bit 7 = **TIE** *Transmitter interrupt enable.* This bit is set and cleared by software. 0: interrupt is inhibited

1: An SCI interrupt is generated whenever TDRE=1 in the SR register.

Bit 6 = **TCIE** *Transmission complete interrupt enable* 

This bit is set and cleared by software. 0: interrupt is inhibited 1: An SCI interrupt is generated whenever TC=1 in the SR register

Bit 5 = **RIE** *Receiver interrupt enable.* 

This bit is set and cleared by software.

0: interrupt is inhibited

1: An SCI interrupt is generated whenever OR=1 or RDRF=1 in the SR register

Bit 4 = ILIE Idle line interrupt enable.

This bit is set and cleared by software.

0: interrupt is inhibited

1: An SCI interrupt is generated when over !DLE=1 in the SR register.

### Bit 3 = TE Transmitter enable

This bit enables the trenervitter and assigns the TDO pin to the alternate function. It is set and cleared by software.

- 0: Transmitter is disabled, the TDO pin is back to the I/C cort configuration.
- 1: Transinitter is enabled

**Victe** during transmission, a "0" pulse on the TE to to "followed by "1") sends a preamble after the current word.

### Bit 2 = **RE** *Receiver enable.*

This bit enables the receiver. It is set and cleared by software.

- 0: Receiver is disabled.
- 1: Receiver is enabled and begins searching for a start bit.

### Bit 1 = **RWU** Receiver wake-up.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

- 0: Receiver in active mode
- 1: Receiver in mute mode

### Bit 0 = **SBK** Send break.

This bit set is used to send break characters. It is set and cleared by software.

0: No break character is transmitted

1: Break characters are transmitted

**Note:** If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.

### DATA REGISTER (DR)

Read/Write

Reset Value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

7							0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 1.).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 1.).

### **BAUD RATE REGISTER (BRR)**

### Read/Write

Reset Value: 00xx xxxx (XXh)

7						16	0
SCP1	SCP0	SCT2	SCT1	SCT0	SC ₹2	9071	SCR0

### Bit 7:6= SCP[1:0] First SCi Prescaler

These 2 prescaling bits abow several standard clock division ranges.

PR Presc. thio factor	SCP1	SCP0
	0	0
3	0	1
4	1	0
13	1	1

### Bit 5:3 = **SCT[2:0]** SCI Transmitter rate divisor

These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional Baud Rate Generator mode.

TR dividing factor	SCT2	SCT1	SCT0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	00
32	1	0	1
64	1	1	0
128	1	1	1

**Note:** this TR factor is used only when the ETPR fine tuning factor is equal to 00h; otherwise, TR is replaced by the ETPR dividing factor.

Bit 2:0 = SCR[2:0] SCI Receiver rate divisor.

These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the receive rate clock in conventional Baud Rate Generator mode.

RR dividing factor	SCR2	SCR1	SCR0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

**Note:** this RR factor is used only when the ERPR fine tuning factor is equal to 00h; otherwise, RR is replaced by the ERPR dividing factor.

### SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (ERPR)

Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

	7		-	-	-	-	-	0
ł	ERPR							
	7	6	5	4	3	2	1	0

Bit 7:1 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the ERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

### Table 17. SCI Register Map and Reset Values

# EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (ETPR)

Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0
ETPR							
7	6	5	4	3	2	1	0

Bit 7:1 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the ETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a roset.

		-							
Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
50	SR	TDRE	1.1	RDRF	IDLE	OR	NF	FE	-
	Reset Value	1	1	0	0	0	0	0	0
51	DR	CR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
	Reset Value	$\mathbf{O}$	-	-	-	-	-	-	-
52	BRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
	Reset Value	0	0	-	-	-	-	-	-
53	0.2.1	R8	T8		М	WAKE			
10	Reset Value	-	-	-	-	-	-	-	-
54	CR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
5	Reset Value	0	0	0	0	0	0	0	0
55	ERPR	ERPR7	ERPR6	ERPR5	ERPR4	ERPR3	ERPR2	ERPR1	ERPRO
	Reset Value	0	0	0	0	0	0	0	0
57	ETPR	ETPR7	ETPR6	ETPR5	ETPR4	ETPR3	ETPR2	ETPR1	ETPRO
	Reset Value	0	0	0	0	0	0	0	0

### 5.6 SERIAL PERIPHERAL INTERFACE (SPI)

#### 5.6.1 Introduction

The Serial Peripheral Interface (SPI) allows fullduplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

The SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Refer to the Pin Description chapter for the devicespecific pin-out.

### 5.6.2 Main Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- Four master mode frequencies
- Maximum slave mode frequency = fCPU/2.
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision flag protection
- Master mode fault protection capability.

#### 5.6.3 General description

The SPI is connected to external devices through 4 alternate pins:

- MISO: Master In Slave Out pin
- MOSI: Master Out Slave In pin
- SCK: Serial Clock pin
- SS: Slave select pin

A basic example of interconnections between a single master and a single slave is illustrated on Figure 1.

The MOSI pins are connected together as are MISO pins. In this way data is transferred serially between master and slave (most significant bit first).

When the master device transmits data to a slave device via MOST pin, the slave device responds by sending draw to the master device via the MISO pin. This mphas full duplex transmission with both data out and data in synchronized with the same cicck signal (which is provided by the master device via the SCK pin).


Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full bits. A status flag is used to indicate that the I/O operation is complete.

Four possible data/clock timing relationships may be chosen (see Figure 4) but master and slave must be programmed with the same timing mode.

**۲/** 


### Figure 40. Ser a Peripheral Interface Master/Slave

duc



### SERIAL PERIPHERAL INTERFACE (Cont'd)







### SERIAL PERIPHERAL INTERFACE (Cont'd)

#### **5.6.4 Functional Description**

Figure 1 shows the serial peripheral interface (SPI) block diagram.

This interface contains 3 dedicated registers:

- A Control Register (CR)
- A Status Register (SR)
- A Data Register (DR)

Refer to the CR, SR and DR registers in Section 0.1.7 for the bit definitions.

#### 5.6.4.1 Master Configuration

In a master configuration, the serial clock is generated on the SCK pin.

### Procedure

- Select the SPR0 & SPR1 bits to define the serial clock baud rate (see CR register).
- Select the CPOL and CPHA bits to define one of the four relationships between the data transfer and the serial clock (see Figure 4).
- The SS pin must be connected to a high level signal during the complete byte transmit sequence.
- The MSTR and SPE bits must be set (they remain set only if the SS pin is connected to a high level signal).

In this configuration the MOSI pin is a data output and to the MISO pin is a data input.

### Transmit sequence

The transmit sequence begins when a byte is written the DR register.

The data byte is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hard ware
- An interrupt is generated if the SPIE bit is set and the I bit in the CCR register is cleared.

During the last clock cycle the SPIF bit is set, a copy of the data byte received in the shift register is moved to a buffer. When the DR register is read, the SPI complete returns this buffered value.

Clearing the SPIF bit is performed by the following contware sequence:

- 1. An access to the SR register while the SPIF bit is set
- 2. A read to the DR register.

**Note:** While the SPIF bit is set, all writes to the DR register are inhibited until the SR register is read.

**۲/** 

#### 5.6.4.2 Slave Configuration

In slave configuration, the serial clock is received on the SCK pin from the master device.

The value of the SPR0 & SPR1 bits is not used for the data transfer.

## Procedure

- For correct data transfer, the slave device must be in the same timing mode as the master device (CPOL and CPHA bits). See Figure 4.
- The SS pin must be connected to a low level signal during the complete byte transmit sequence.
- Clear the MSTR bit and set the SPE bit to assign the pins to alternate function.

In this configuration the MOSI pin is a data input and the MISO pin is a data output.

### **Transmit Sequence**

The data byte is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI on.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt is generated if SPIE bit is set and I bit in CCR register is cleared.

During the last clock cycle the SPIF bit is set, a copy of the data byte received in the shift register is moved to a buffer. When the DR register is read, the SPI peripheral returns this buffered value.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SR register while the SP.F bit is set.
- 2.A read to the DR register.

Notes: While the SPIF o.t is set, all writes to the DR register are inciduted until the SR register is read.

The SPIF bu can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an overrun condition (see Section 0.1.4.6).

Depending on the CPHA bit, the  $\overline{SS}$  pin has to be set to write to the DR register between each data byte transfer to avoid a write collision (see Section 0.1.4.4).

#### 5.6.4.3 Data Transfer Format

During an SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). The serial clock is used to synchronize the data transfer during a sequence of eight clock pulses.

The  $\overline{SS}$  pin allows individual selection of a slave device; the other slave devices that are not selected do not interfere with the SPI transfer.

## **Clock Phase and Clock Polarity**

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits.

The CPOL (clock polarity) bit controls the steady state value of the clock when no data is being transferred. This bit affects both master and slave modes.

The combination between the CPOL and CPHA (clock phase) bits selects the data capture clock edge.

Figure 4, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

The SS pin is the slave device select input and can be driven by the master device.

The master device applies data to its MOSI pinclock edge before the capture clock edge.

## **CPHA** bit is set

The second edge on the SCK pin (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set) is the MSBit capture strobe. Data is latched on the occurrence of the second clock transition.

No write collision should occur even if the SS pin stays low during a transfer of several bytes (see Figure 3).

# **CPHA** bit is reset


The first edge on the SCK pir (naming edge if CPOL bit is set, rising edge if CPOL bit is reset) is the MSBit capture stroke Lata is latched on the occurrence of the first clock transition.

The SS pin musche toggled high and low between each by a ransmitted (see Figure 3).


To protect the transmission from a write collision a low value on the SS pin of a slave device freezes the data in its DR register and does not allow it to be altered. Therefore the SS pin must be high to write a new data byte in the DR without producing a write collision.

51

## Figure 42. CrhA / SS Timing Diagram



# Figure 43. Data Clock Timing Diagram



#### 5.6.4.4 Write Collision Error

A write collision occurs when the software tries to write to the DR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode.

Note: a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

#### In Slave mode

When the CPHA bit is set:

The slave device will receive a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device DR register and output the MSBit on to the external MISO pin of the slave device.

The  $\overline{SS}$  pin low state enables the slave device but the output of the MSBit onto the MISO pin does not take place until the first data transfer clock edae.

When the CPHA bit is reset:

Data is latched on the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when software attempts to write the DR register after its SS pin has been pulled low.

For this reason, the  $\overline{SS}$  pin must be high, between each data byte transfer, to allow the CPU to write in the DR register without generating a write collision.

#### In Master mode

Collision in the master device is defined as a write of the DR register while the internal serial clock (SCK) is in the process of transfer.

The  $\overline{SS}$  pin signal must be always high on the master device.

# WCOL Lit

The v/COL bit in the SR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 5).

#### Figure 44. Clearing the WCOL bit (Write Collision Flag) Software Sequence Clearing sequence after SPIF = 1 (end of a data byte transfer) Read SR Read SR 1st Ctep OR THEN SPIF =0 THEN SPIF =0 2nd Step WCOL=0 if no transfer has started Write DR Read DR WCOL=0 WCOL=1 if a transfer has started before the 2nd step Clearing sequence before SPIF = 1 (during a data byte transfer) Read SR 1st Step THEN Note: Writing in DR register in-2nd Step Read DR stead of reading in it do not reset WCOL=0 WCOL bit

76/107

## 5.6.4.5 Master Mode Fault

Master mode fault occurs when the master device has its  $\overline{SS}$  pin pulled low, then the MODF bit is set.

Master mode fault affects the SPI peripheral in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- 1. A read or write access to the SR register while the MODF bit is set.
- 2. A write to the CR register.

Notes: To avoid any multiple slave conflicts in the case of a system comprising several MCUs, the SS pin must be pulled high during the clearing sequence of the MODF bit. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

In a slave device the MODF bit can not be set, but in a multi master configuration the device can be in slave mode with this MODF bit set.

The MODF bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state using an interrupt routine.

## 5.6.4.6 Overrun Condition

An overrun condition occurs when the master device has sent several data bytes and the slave device has not cleated the SPIF bit issuing from the previous data byte transmitted.

In this case, the receiver buffer contains the byte sert alter the SPIF bit was last cleared. A read to the DR register returns this byte. All other bytes all lost.

This condition is not detected by the SPI peripheral.

## 5.6.4.7 Single Master and Multimaster Configurations

There are two types of SPI systems:

- Single Master System
- Multimaster System

## Single Master System

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 6).

The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

**Note:** To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written its DR register.


Other transmission security methods can use ports for handshake lines or data bytes with command fields.

## **Multi-master System**

A multi-master system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multi-master system is principally handled by the MSTR bit in the CR register and the MODF bit in the SR register

Á7/



# Figure 45. Single Master Configuration

# 5.6.5 Low Power Modes

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with "exit from HALT mode" capability.

## 5.6.6 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit fron Wait	בֿxi rcr Hal
SPI End of Transfer Event	SPIF	SPIE	YES	No
Master Mode Fault Event	MODF		Yes	No
Note: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).	oleteP			
-t(S) 000				
produce				
bsolete Product(s)				



## 5.6.7 Register Description

## **CONTROL REGISTER (CR)**

Read/Write

Reset Value: 0000xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0

# Bit 7 = **SPIE** Serial peripheral interrupt enable. This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever SPIF=1 or MODF=1 in the SR register

Bit 6 = **SPE** Serial peripheral output enable.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}=0$  (see Section 0.1.4.5 Master Mode Fault). 0: I/O port connected to pins

0: I/O port connected to pins

1: SPI alternate functions connected to pins

The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

## Bit 5 = **SPR2** Divider Enable.

this bit is set and cleared by software and it is cleared by reset. It is used with the GP(1:0] bits to set the baud rate. Refer to Table 1.

0: Divider by 2 enabled

1: Divider by 2 disabled

## Bit 4 = MSTR Mester.

This bit is certailed cleared by software. It is also cleared by berdware when, in master mode,  $\overline{SS}=0$  (see Section 0.1.4.5 Master Mode Fault).

0: Siave mode is selected

Master mode is selected, the function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

## Bit 3 = **CPOL** Clock polarity.

This bit is set and cleared by software. This bit determines the steady state of the serial Clock. The CPOL bit affects both the master and slave modes.

- 0: The steady state is a low value at the SCK pin.
- 1: The steady state is a high value at the SCK pin.

## Bit 2 = CPHA Clock phase.

- This bit is set and cleared by software.
- 0: The first clock transition is the first onta capture edge.
- 1: The second clock transition is the first capture edge.

Bit 1:0 = **SPR[1**.0] Serial peripheral rate.

These bits are set and cleared by software. Used with the CFR2 bit, they select one of six baud rates to be used as the serial clock when the device is a master.

These 2 bits have no effect in slave mode.

## Table 18. Serial Peripheral Baud Rate

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1	0	0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0	0	1
f <sub>CPU</sub> /32	1	1	0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0	1	1

**47/** 

# SERIAL PERIPHERAL INTERFACE (Cont'd) STATUS REGISTER (SR)

## Read Only

Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	-	MODF	-	-	-	-

Bit 7 = **SPIF** Serial Peripheral data transfer flag.

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the CR register. It is cleared by a software sequence (an access to the SR register followed by a read or write to the DR register).

0: Data transfer is in progress or has been approved by a clearing sequence.

1: Data transfer between the device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the DR register are inhibited.

## Bit 6 = WCOL Write Collision status.

This bit is set by hardware when a write to the DR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 5). 0: No write collision occurred 1: A write collision has been detected

Bit 5 = Unused.

## Bit 4 = MODF Moos Fau't flag.

This bit is set by hordware when the  $\overline{SS}$  pin is pulled low in master mode (see Section 0.1.4.5 Master Mode Fault). An SPI interrupt can be generated if SFIE=1 in the CR register. This bit is cleared by a software sequence (An access to the SK register while MODF=1 followed by a write to the CR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bits 3-0 = Unused.

# DATA I/O REGISTER (DR)

Read/Write

Reset Value: Undefined

	1							0
[	77	D6	D5	D4	D3	D2	D1	D0

The DR register is used to transmit and receive data on the serial bus. In the master device only a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data *I/O* register, the buffer is actually being read

#### Warning:

A write to the D.2 register places data directly into the shift register for transmission.

A write to the the DR register returns the value located in the buffer and not the contents of the shift register (See Figure 2).

# ST72E331 ST72T331

	Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
•	21	DR Beast \/slue	D7	D6	D5	D4	D3	D2	D1	D0
		Reset Value	x SPIE	x SPE	x SPR2	x MSTR	x CPOL	x CPHA	x SPR1	x SPR0
	22	Reset Value	0	0	0	0	x	x	x	x
	23	<b>SR</b> Reset Value	SPIF 0	WCOL 0	- 0	MODF 0	- 0	- 0	- 0	- 0
0	05016	Reset Value	odu	oils	0	0501	eter	2100		5)

57

## Table 19. SPI Register Map and Reset Values

# 5.7 8-BIT A/D CONVERTER (ADC)

## 5.7.1 Introduction


The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 8 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 8 different sources.

The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control/Status Register.

## 5.7.2 Main Features

- 8-bit conversion
- Up to 8 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/Off bit (to reduce consumption)

The block diagram is shown in Figure 1.



# Figure 46. ADC Block Diagram




## 8-BIT A/D CONVERTER (ADC) (Cont'd)

#### 5.7.3 Functional Description

The high level reference voltage V<sub>DDA</sub> must be connected externally to the V<sub>DD</sub> pin. The low level reference voltage V<sub>SSA</sub> must be connected externally to the V<sub>SS</sub> pin. In some devices (refer to device pin out description) high and low level reference voltages are internally connected to the V<sub>DD</sub> and V<sub>SS</sub> pins.

Conversion accuracy may therefore be degraded by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

Figure 47. Recommended Ext. Connections



## **Characteristics:**

The conversion is monotonic, meaning the result never decreases if the analog input upon not and never increases if the analog input does not.

If input voltage is greater than or equal to  $V_{DD}$  (voltage reference high) than results = FFh (full scale) without overflow molecation.

If input voltage  $\leq V_{SS}$  (voltage reference low) then the results =  $\Im C^{1}$ .

The conversion time is 64 CPU clock cycles includin a sampling time of 31.5 CPU clock cycles.

 $\kappa_{AN}$  is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

The A/D converter is linear and the digital result of the conversion is given by the formula:

Digital result =  $\frac{255 \text{ x Input Voltage}}{\text{Reference Voltage}}$ 

Where Reference Voltage is  $V_{DD}$  -  $V_{SS}$ .

The accuracy of the conversion is described in the Electrical Characteristics Section.

## Procedure:

Refer to the CSR and DR register description section for the bit definitions.

Each analog input pin must be configured as input, no pull-up, no interrupt. Refer to the "I/O Ports" chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the CSR register:

- Select the CH2 to CH0 bits to assign the analog channel to convert. Refer to Table 1.
- Set the ADON bit. Then the A/D converter is enabled after a stabilization time (typically 30 µs). It then performs a continuous conversion of the selected channel.

When a conversion is complete

- The CCCC bit is set by hardware.
- No interrupt is generated.
- The result is in the DR register.

A write to the CSR register aborts the current conversion, resets the COCO bit and starts a new conversion.

## 5.7.4 Low Power Modes

**Note:** The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
HALT	After wakeup from Halt mode, the A/D Converter requires a stabilisation time before accurate conversions can be performed.

**47/** 

#### 5.7.5 Interrupts

None.

# 8-BIT A/D CONVERTER (ADC) (Cont'd)

# 5.7.6 Register Description

# CONTROL/STATUS REGISTER (CSR)

# Read/Write

Reset Value: 0000 0000 (00h)

7							0
сосо	-	ADON	0	-	CH2	CH1	CH0

## Bit 7 = COCO Conversion Complete

This bit is set by hardware. It is cleared by software reading the result in the DR register or writing to the CSR register.

0: Conversion is not complete.

1: Conversion can be read from the DR register.

Bit 6 = **Reserved**. Must always be cleared.

## Bit 5 = ADON A/D converter On

This bit is set and cleared by software. 0: A/D converter is switched off. 1: A/D converter is switched on.

**Note**: A typical 30 µs delay time is necessary for the ADC to stabilize when the ADON bit is set.

Bit 4 = **Reserved**. Forced by hardvare to 0.

Bit 3 = **Reserved**. Must a we ys be cleared.

Bits 2:0: CH[2:11 Channel Selection

Tak!s	<b>21.</b>	ADC	Register	Мар
-------	------------	-----	----------	-----

These bits are set and cleared by software. They select the analog input to convert.

# Table 20. Channel Selection

Pin*	CH2	CH1	CH0
AIN0	0	0	0
AIN1	0	0	1
AIN2	0	1	0
AIN3	0	1	1
AIN4	1	0	0
AIN5	1	0	1
AIN6	1	1	0
AIN7	1	01	1

\*IMPORTANT NOTE The number of pins AND the channel selection vary according to the device. REFER TO THE DEVICE PINOUT).

# DATA REGISTER (DR)

Read Only

Reset Value: 0000 0000 (00h)

7							0
AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

# Bit 7:0 = AD[7:0] Analog Converted Value

This register contains the converted analog value in the range 00h to FFh.

Reading this register resets the COCO flag.

$\bigcirc$	Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
	70 Reset Value	DR	AD7 0	AD6 0	AD5 0	AD4 0	AD3 0	AD2 0	AD1 0	AD0 0
C	71 Reset Value	CSR	COCO 0	- 0	ADON 0	0 0	- 0	CH2 0	CH1 0	CH0 0

# **6 INSTRUCTION SET**

# 6.1 ST7 ADDRESSING MODES

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do

Table 22. ST7 Addressing Mode Overview

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, B: J. BIJF, INC, DEC, RLC, RRC, SLL, SRL SSA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

xe

	Mode		Syntax	Destination/ Source	Pointer Address (Hex.)	Pointer Size (Hex.)	Length (Bytes)
Inherent			nop	0.			+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		IC A, \$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	Vä A,(X)	00FF			+ 0 (with X register + 1 (with Y register
Short	Direct	'ndexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	h airect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC-128/PC+127 <sup>1)</sup>			+ 1
Relative	Indirect		jrne [\$10]	PC-128/PC+127 <sup>1)</sup>	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

**Note** 1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

# ST7 ADDRESSING MODES (Cont'd)

# 6.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Power Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask
RIM	Reset Interrupt Mask
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative c. 29rc
CPL, NEG	1 or 2 Complement
MUL	Byte Muniplication
SLL, SRL, SRA, RLC RRC	Shin and Rotate Operations
SWAP	Swap Nibbles

## 6.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
СР	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

## 6.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

## Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

## Direct (long)

The address is a word, thus allowing 64 Gorte addressing space, but requires 2 bytes after the opcode.

## 6.1.4 Indexed (No Offcer, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

## no exed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

## Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

## Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

## 6.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

## Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

# Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.



# ST7 ADDRESSING MODES (Cont'd)

# 6.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

# **Indirect Indexed (Short)**

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

## Indirect Indexed (Long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

# Table23. InstructionsSupportingDirect,Indexed,IndirectandIndirectIndexedAddressingModes

Long and Short Instructions	Function
LD	Load
CP	Compare G
AND, OR, XOR	Logical Operational
ADC, ADD, SUB, SBC	Arithmetic Aduition/subtrac- tion operations
BCP	Bit Compare

×er	-
Short Instructions Only	Function
CLP	Clear
INC, DEC	Increment/Decrement
ĩNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Opera- tions
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations

SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

## 6.1.7 Relative Mode (Direct, Indirect)

This addressing mode is used to modify the PC register value by adding an 8-bit signed offset to it.

Available Relative Direct/ Indirect Instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two submodes:

#### **Relative (Direct)**

The offset follows the provide.

## Relative (Indirect)

The offset is demed in memory, of which the address follo vs the opcode.



# **6.2 INSTRUCTION GROUPS**

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	CP	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL		2/2	D
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALIN	NOP	RET
Conditional Branch	JRxx					0-		
Interruption management	TRAP	WFI	HALT	IRET				
Code Condition Flag modification	SIM	RIM	SCF	RCF				

# Using a pre-byte

The instructions are described with one to four bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC Opcode
- PC+1 Additional word (0 to 2) according to the number of bytes required to compute the sifective address

These probytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The probytes are:

- PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.
- PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode. It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.
- PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

# **INSTRUCTION GROUPS** (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	н	Т	Ν	Z	С
ADC	Add with Carry	A = A + M + C	А	М	Н		Ν	Z	С
ADD	Addition	A = A + M	А	М	Н		Ν	Z	С
AND	Logical And	A = A . M	А	М			Ν	Z	
BCP	Bit compare A, Memory	tst (A . M)	А	М			Ν	Z	
BRES	Bit Reset	bres Byte, #3	М						
BSET	Bit Set	bset Byte, #3	М						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М					G	С
CALL	Call subroutine								
CALLR	Call subroutine relative					11			
CLR	Clear		reg, M		-	$\overline{\mathbf{O}}$	0	1	
CP	Arithmetic Compare	tst(Reg - M)	reg	М			Ν	Z	С
CPL	One Complement	A = FFH-A	reg, M				Ν	Z	1
DEC	Decrement	dec Y	reg, M	20			Ν	Z	
HALT	Halt					0			
IRET	Interrupt routine return	Pop CC, A, X, PC	5		Н	I	Ν	Z	С
INC	Increment	inc X	ഘു, M				Ν	Z	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative	X							
JRF	Never jump	jrf *							
JRIH	Jump if ext. interrupt = `								
JRIL	Jump if ext interret = 0								
JRH	Jump if H = 1	H = 1 ?							
JRNH	Jur. p [[H] = 0	H = 0 ?							
JRM	c'unip if I = 1	I = 1 ?							
JRIN	Jump if I = 0	I = 0 ?							
JF MI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?				1			
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if $C = 0$	Jmp if unsigned >=	1						
JRUGT	Jump if $(C + Z = 0)$	Unsigned >				1			

Mnemo	Description	Function/Example	Dst	Src		н	I	Ν	Ζ	
JRULE	Jump if $(C + Z = 1)$	Unsigned <=								ľ
LD	Load	dst <= src	reg, M	M, reg				Ν	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A		0				ľ
NEG	Negate (2's compl)	neg \$10	reg, M					Ν	Ζ	
NOP	No Operation									
OR	OR operation	A = A + M	А	М				Ν	Z	l
POP	Pop from the Stack	pop reg	reg	М					S	
		pop CC	сс	М		н	I	N	Z	
PUSH	Push onto the Stack	push Y	М	reg, CC						l
RCF	Reset carry flag	C = 0			F	$\overline{D}\overline{D}$	)			
RET	Subroutine Return				Ī					
RIM	Enable Interrupts	l = 0		20			0			I
RLC	Rotate left true C	C <= Dst <= C	reg, Ni					Ν	Ζ	I
RRC	Rotate right true C	C => Dst => C	reg. M					Ν	Ζ	I
RSP	Reset Stack Pointer	S = Max allowed								Ī
SBC	Subtract with Carry	A = A - M C	А	М				Ν	Ζ	I
SCF	Set carry flag	C-								I
SIM	Disable Interrupts						1			I
SLA	Shift left Arithmetic	C <= Dst <= 0	reg, M					Ν	Z	
SLL	Shift left Logi;	C <= Dst <= 0	reg, M					Ν	Z	
SRL	Shift right Logic	0 => Dst => C	reg, M					0	Z	I
SRA	Shift right Arithmetic	Dst7 => Dst => C	reg, M					Ν	Ζ	I
SUD	Subtraction	A = A - M	А	М				Ν	Ζ	I
SV/AP	SWAP nibbles	Dst[74] <=> Dst[30]	reg, M					Ν	Z	I
TNZ	Test for Neg & Zero	tnz lbl1						Ν	Z	
TRAP	S/W trap	S/W interrupt					1			l
WFI	Wait for Interrupt						0			İ
XOR	Exclusive OR	A = A XOR M	А	М	F			Ν	Z	t

# **INSTRUCTION GROUPS** (Cont'd)



# **7 ELECTRICAL CHARACTERISTICS**

## 7.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that  $V_{I}$  and  $V_{O}$  be higher than  $V_{SS}$  and lower than  $V_{DD}.$  Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}).$ 

**Power Considerations**. The average chip-junction temperature,  $T_J$ , in Celsius can be obtained from:

T<sub>J</sub>= TA + PD x RthJA

Where:  $T_A =$  Ambient Temperature.

RthJA = Package thermal resistance (junction-to ambient).

 $P_D = P_{INT} + P_{PORT}$ .

 $P_{INT} = I_{DD} \times V_{DD}$  (chip internal power).

**/۲**۸

PPORT =Port power dissipation

determined by the user)

Symbol	Parameter	Ville	Unit
V <sub>DD</sub>	Digital Supply Voltage	5.3 to 6.0	V
V <sub>DDA</sub>	Analog Supply and Reference Voltage	ν <sub>50</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
VI	Input Voltage	$V_{SS}$ - 0.3 to V <sub>DD</sub> + 0.3	V
V <sub>AI</sub>	Analog Input Voltage (A/D Converter)	$V_{SS} - 0.3$ to $V_{DD} + 0.3$ $V_{SSA} - 0.3$ to $V_{DDA} + 0.3$	V
Vo	Output Voltage	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
IV <sub>DD</sub>	Total Current into V <sub>DD</sub> (source)	100	mA
IV <sub>SS</sub>	Total Current out of V <sub>SS</sub> (sink)	100	mA
Т <sub>Ј</sub>	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperatu e	-60 to 150	°C


Note: Stresses above those liste d as absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and full clional operation of the device at these conditions is not implied. Exposure to maximum rating conditions to "extended periods may affect device reliability.

# 7.2 RECOMMENDED OPERATING CONDITIONS

Symbol	Poromotor	Test Conditions		Value		Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		1 Suffix Version	0		70	°C
T <sub>A</sub>	Operating Temperature	6 Suffix Version	-40		85	°C
		3 Suffix Version	-40		125	°C
V <sub>DD</sub>	Operating Supply Voltage	f <sub>OSC</sub> = 16 MHz (1 & 6 Suffix) f <sub>OSC</sub> = 8 MHz	3.5 <sup>1)</sup> 3.0		5.5 5.5	V
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.0V V <sub>DD</sub> = 3.5V (1 & 6 Suffix)	0 <sup>2)</sup> 0 <sup>2)</sup>		8 16	MHz
Note $V_{DD} = 3.5V (1 \& 6 Sutfix)$ $0^{27}$ 161) A safe reset (with Low Voltage Detector option) is not guaranteed at 16 MHz.2) A/D operation and Oscillator start-up are not guaranteed below 1MHz.						(5)
Eiguro 49	Maximum Operating Fr	equency (feee) Versus Si		V) one	$\mathbf{O}$	

## Note

# Figure 48. Maximum Operating Frequency (f<sub>OSC</sub>) Versus Supply Voltage (V<sub>DD</sub>)



# **7.3 RESET CHARACTERISTICS**

 $(T_A=-40...+125^{\circ}C \text{ and } V_{DD}=5V\pm10\% \text{ unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Тур 1)	Max	Unit
R <sub>ON</sub>	Reset Weak Pull-up R <sub>ON</sub>	$V_{IN} > V_{IH}$ $V_{IN} < V_{IL}$	20 60	40 120	80 240	kΩ
t <sub>RESET</sub>	Pulse duration generated by watch- dog and POR reset			1		μs
t <sub>PULSE</sub>	Minimum pulse duration to be applied on external RESET pin		10 <sup>1)</sup>			ns

## Note:

# 7.4 OSCILLATOR CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value	
-			N'in.	Тур.	Max.
9 <sub>m</sub>	Oscillator transconductance		2		9
f <sub>OSC</sub> t <sub>start</sub>	Crystal frequency Osc. start up time	$V_{DD} = 5^{1/4} + \frac{1}{10}$	1		16 50
	Drou				
0	eteProduct				

# 7.5 DC ELECTRICAL CHARACTERISTICS

(T<sub>A</sub> = -40°C to +125°C and V<sub>DD</sub> = 5V unless otherwise specified)

o	Demonster	Test Osmilitiens		Value		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level Voltage All Input pins	3V < V <sub>DD</sub> < 5.5V			V <sub>DD</sub> x 0.3	V
$V_{\text{IH}}$	Input High Level Voltage All Input pins	3V < V <sub>DD</sub> < 5.5V	V <sub>DD</sub> x 0.7			V
$V_{\text{HYS}}$	Hysteresis Voltage <sup>1)</sup> All Input pins			400		mV
	Low Level Output Voltage All Output pins	$I_{OL} = +10\mu A$ $I_{OL} = +2mA$			0.1 0.4	
V <sub>OL</sub>	Low Level Output Voltage High Sink I/O pins	$I_{OL} = +10\mu A$ $I_{OL} = +10m A$ $I_{OL} = +15m A$ $I_{OL} = +20m A$ , $T_A = 85^{\circ}C max$			0.1 1 5 3.0 3.0	V
V <sub>OH</sub>	High Level Output Voltage All Output pins	I <sub>OH</sub> = - 10μA I <sub>OH</sub> = - 2mA	4.9 4.2	-0.		V
I <sub>IL</sub> I <sub>IH</sub>	Input Leakage Current All Input pins but RESET <sup>4)</sup>	V <sub>IN</sub> = V <sub>SS</sub> (No Pull-up configured) V <sub>IN</sub> = V <sub>DD</sub>	20	0.1	1.0	μA
I <sub>IH</sub>	Input Leakage Current RESET pin	$V_{IN} = V_{DD}$	0	0.1	1.0	μΛ
R <sub>ON</sub>	Reset Weak Pull-up $R_{ON}$	$V_{IN} > V_{IH}$ $V_{IN} < V_{IL}$	20 60	40 120	80 240	kΩ
R <sub>PU</sub>	I/O Weak Pull-up R <sub>PU</sub>	V <sub>IN</sub> < V <sub>IL</sub>		100		kΩ
	Supply Current in RUN Mode <sup>2)</sup>	$      f_{OSC} = 4 \text{ MHz}, f_{CPU} = 2 \text{ NHz} $ $      f_{OSC} = 8 \text{ MHz}, f_{CPU} = 4 \text{ I Hz} $ $      f_{OSC} = 16 \text{ MHz}, f_{CPU} = 3 \text{ MHz} $		3.5 6 11	7 12 20	mA
	Supply Current in SLOW Mode <sup>2)</sup>	$      f_{OSC} = 4 \text{ MHz}, f_{CPU} = 125 \text{ kHz} \\       f_{OSC} = 8 \text{ MHz}, f_{CPU} = 250 \text{ kHz} \\       f_{OSC} = 16 \text{ MHz}, f_{CPU} = 500 \text{ kHz} $		1.5 2.5 4.5	3 5 9	mA
I <sub>DD</sub>	Supply Current in WAIT Mode <sup>3)</sup>	$f_{CSC} = 4$ MHz, $f_{CPU} = 2$ MHz $f_{C,SC} = 8$ MHz, $f_{CPU} = 4$ MHz $r_{OSC} = 16$ MHz, $f_{CPU} = 8$ MHz		2 4 6.5	4 8 12	mA
	Supply Current in WAL'I- MINIMUM Made <sup>5)</sup>	$      f_{OSC} = 4 \text{ MHz}, f_{CPU} = 125 \text{ kHz} $		0.8 1 1.6	1.5 2 3.5	mA
	Supply Cruirent in HALT Mode	$I_{LOAD} = 0mA$ without LVD, $T_A = 85^{\circ}C$ max $I_{LOAD} = 0mA$ without LVD $I_{LOAD} = 0mA$ with LVD		1 5 70	10 20 100	μA

Notas:

. Iyoleresis voltage between switching levels. Based on characterisation results, not tested.

2. CPU running with memory access, no DC load or activity on I/O's; clock input (OSCIN) driven by external square wave.

3. No DC load or activity on I/O's; clock input (OSCIN) driven by external square wave.

4. Except OSCIN and OSCOUT

5. WAIT Mode with SLOW Mode selected. Based on characterisation results, not tested.



# 7.6 PERIPHERAL CHARACTERISTICS

	Low Voltage Detection Res	et Electrical Specificati	ons (Opti	on)		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>LVDUP</sub>	LVD Reset Trigger, V <sub>DD</sub> rising edge	f <sub>OSC</sub> = 8 MHz max <sup>1)</sup> .	3.6 <sup>2)</sup>	3.85	4.1	V
V <sub>LVDDOWN</sub>	LVD Reset Trigger, V <sub>DD</sub> falling edge	$OSC = 0$ with $2 max^{-1}$ .	3.35	3.6	3.85	V
V <sub>LVDHYS</sub>	LVD Reset Trigger, hysteresis <sup>2)</sup>			250		mV

Notes:

1. The safe reset cannot be guaranted by the LVD when fosc is greater than 8MHz.

2. Based on characterisation results, not tested.

Parameter	Conditions	Min	Ne.X	Unit
	$T_A \le 25^{\circ}C$ ; 3.5V to 5.5V @ $f_{OSC}$ = 16 MHz, 3V to 5.5V @ $f_{OSC}$ = 8 MHz	1	101)	
Write Time	$T_A \le 85^{\circ}$ C; 3.5V to 5.5V @ $f_{OSC}$ = 16 MHz, 3V to 5.5V @ $f_{OSC}$ = 8 MHz	0.	15	ms
	$T_A \le 125^{\circ}C$ ; 3V to 5.5V @ $f_{OSC} = 8 \text{ MHz}$	0	20	
Write Erase Cycles	T <sub>A</sub> = 25°C	300,000		Cycles
Data Retention	T <sub>A</sub> = 55°C	10		Years
	product(s) obsore			

57

(T<sub>A</sub> = -40°C to +125°C and V<sub>DD</sub> = 5V±10% unless otherwise specified )


	A/D	Converter Specifications				
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
T <sub>SAMPLE</sub>	Sample Duration			31.5		1/f <sub>CPU</sub>
Res	ADC Resolution	f <sub>CPU</sub> =8MHz V <sub>DD</sub> =V <sub>DDA</sub> =5V		8		bit
DLE	Differential Linearity Error*			±0.6	±1	
ILE	Integral Linearity Error*				±2	
V <sub>AIN</sub>	Analog Input Voltage		V <sub>SSA</sub>		V <sub>C</sub> , A	
I <sub>ADC</sub>	Supply current rise during A/D conversion			1	20-	mA
t <sub>STAB</sub>	Stabilization time after ADC enable	f <sub>CPU</sub> =8MHz V <sub>DD</sub> =V <sub>DDA</sub> =5V		3(		μs
t <sub>CONV</sub>	Conversion Time		xe <sup>V</sup>	8 64		µs 1/f <sub>CPU</sub>
R <sub>AIN</sub>	Resistance of analog sources (V <sub>AIN)</sub>	018			15	KΩ
C <sub>HOLD</sub>	Hold Capacitance	f <sub>CPU</sub> =8MHz, T= 25°℃, V <sub>DD</sub> =V <sub>DU,</sub> :- 5\			22	pF
R <sub>SS</sub>	Resistance of sampling switch and internal trace				2	KΩ

\*Note: ADC Accuracy vs. Negative Injection Current.

For  $I_{inj}=0.8$ mA, the typical leakage in fuces inside the die is 1.6µA and the effect on the ADC accuracy is a loss of 1 LSB by 10K $\Omega$  increase of the external analog source impedance.


These measurements results and recommendations take worst case injection conditions into account: negative injection
injection to an Input with an alog capability, adjacent to the enabled Analog Input

- at 5V V<sub>DD</sub> supply, ar.d vorst case temperature.



# ST72E331 ST72T331

# PERIPHERAL CHARACTERISTICS (Cont'd)




# Figure 49. ADC Conversion characteristics

98/107


		Serial Perip	oheral Interface			
Ref.	Symbol	Parameter	Condition	Va	lue	Unit
Rei.	Symbol	Farameter	Condition	Min.	Max.	Unit
	f <sub>SPI</sub>	SPI frequency	Master Slave	1/128 dc	1/4 1/2	f <sub>CPU</sub>
1	t <sub>SPI</sub>	SPI clock period	Master Slave	4 2		t <sub>CPU</sub>
2	t <sub>Lead</sub>	Enable lead time	Slave	120		ns
3	t <sub>Lag</sub>	Enable lag time	Slave	120		ns
4	t <sub>SPI_H</sub>	Clock (SCK) high time	Master Slave	100 90	CL	ns
5	t <sub>SPI_L</sub>	Clock (SCK) low time	Master Slave	100 90		ns
6	t <sub>SU</sub>	Data set-up time	Master Slave	100 100		ns
7	t <sub>H</sub>	Data hold time (inputs)	Master Slave	100 100		ns
8	t <sub>A</sub>	Access time (time to data active from high impedance state)	SUS	0	120	ns
9	t <sub>Dis</sub>	Disable time (hold time to high im- pedance state)	Jieva		240	ns
10	t <sub>V</sub>	Data valid	Master (before capture edge) Slave (after enable edge)	0.25	120	t <sub>CPU</sub> ns
11	t <sub>Hold</sub>	Data hold time (nutputs)	Master (before capture edge) Slave (after enable edge)	0.25 0		t <sub>CPU</sub> ns
12	t <sub>Rise</sub>	Rise time (20% ל <sub>ביס</sub> ס 70% V <sub>DD</sub> , C <sub>L</sub> = 200pF)	Outputs: SCK,MOSI,MISO Inputs: SCK,MOSI,MISO,SS		100 100	ns μs
13	t <sub>Fall</sub>	r <sup>-</sup> 2', tin,e (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200pF)	Outputs: SCK,MOSI,MISO Inputs: SCK,MOSI,MISO,SS		100 100	ns μs


Measurement points are  $V_{OL},\,V_{OH},\,V_{IL}$  and  $V_{IH}$  in the SPI Timing Diagram




Measurement points are V<sub>OL</sub>, V<sub>OH</sub>, V<sub>IL</sub> and V<sub>IH</sub> in the SPI Timing Diagram








# Figure 53. SPI Master Timing Diagram CPHA=1, CPOL=1



57

Measurement points are  $V_{OL},\,V_{OH},\,V_{IL}$  and  $V_{IH}$  in the SPI Timing Diagram





# **8 GENERAL INFORMATION**

## **8.1 EPROM ERASURE**

EPROM version devices are erased by exposure to high intensity UV light admitted through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current.

It is recommended that the EPROM devices be vave osage ( ie device, li so ha UV lam, j. so placed 1 inch fr. ut any interposed filte. Obsolete Production kept out of direct sunlight, since the UV content of sunlight can be sufficient to cause functional fail-


An opaque coating (paint, tape, label, etc...) should be placed over the package window if the product is to be operated under these lighting conditions. Covering the window also reduces IDD in power-saving modes due to photo-diode leakage currents.

An Ultraviolet source of wave length 2537 Å yielding a total integrated dosage of 15 Watt-sec/cm<sup>2</sup> is required to erase the device. It will be erased in 15 to 20 minutes if such a UV lamp with a 12m V/cm<sup>2</sup> power rating is placed 1 inch from the acvice window without any interposed filters


**S** 

# **8.2 PACKAGE MECHANICAL DATA**


## Figure 58. 42-Pin Plastic Dual In-Line Package, Shrink 600-mil Width








# ST72E331 ST72T331




# Figure 60. 56-Pin Plastic Dual In-Line Package, Shrink 600-mil Width










# Figure 63. 44-Pin Thin Quad Flat Package




## **8.3 ORDERING INFORMATION**

Each device is available for production in user programmable version (OTP). OTP devices are shipped to customer with a default blank content FFh. There is one common EPROM version for

debugging and prototyping which features the maximum memory size and peripherals of the family. Care must be taken to only use resources available on the target device.





### Notes:

- rest s are supporte productions obsolete obsolet - The ST72E331J4D0/ST72E331N4D0 (CERDIP 25 °C) are used as the EPROM versions for the above
  - The ROM versions are supported by the ST72334 family.

# **9 SUMMARY OF CHANGES**

Change Description (Rev. 1.5 to 1.6)	Page
Added new External Connections section	10
Removed RP external resistor	18
Changed ORed to ANDed in External interrupts paragraph, to read "If several input pins, con- nected to the same interrupt vector, are configured as interrupts, their signals are logically AN- Ded before entering the edge/level detection block".	21 and 27
Added note "Any modification of one of these two bits resets the interrupt request related to this interrupt vector."	26
Added clamping diodes to I/O pin figure and table	29
Added sections on low power modes and interrupts to peripheral descriptions	36, 38, 51, 64, 79, 8
Changed 16-bit Timer chapter	40 10 55
Added details to description of FOLV1 and FOLV2 bits	52
Added ADC recommended external connections	83
Added Reset characteristics section	93
Added min. value for V <sub>LVDUP</sub>	95
Added figure to ADC Converter Specification	96
Removed ST72331 ROM device (supported by ST72334)	
Change Description (Rev. 1.6 to 1.7)	
SPR2 bit reinstated in SPI chapter	69 to 81
Change Description (Rev. 1.7 to 1.8) of Charge 2001	
SPI frequency changed from f <sub>CPU</sub> /2 to f <sub>CPU</sub> /4 in Table 1	80
formation furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no respo	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2001 STMicroelectronics - All Rights Reserved.

Purchase of I<sup>2</sup>C Components by STMicroelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

