2-Kbit I²C Serial EEPROMs with EUI-48TM or EUI-64TM Node Identity

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges	Cascadable	Page Size	Node Address
24AA02E48	1.7V-5.5V	400 kHz ⁽¹⁾	I	No	8-Byte	EUI-48™
24AA025E48	1.7V-5.5V	400 kHz ⁽¹⁾	I	Yes	16-Byte	EUI-48™
24AA02E64	1.7V-5.5V	400 kHz ⁽¹⁾	I	No	8-Byte	EUI-64™
24AA025E64	1.7V-5.5V	400 kHz ⁽¹⁾	I	Yes	16-Byte	EUI-64™

Note 1: 100 kHz for Vcc <2.5V

Features

- Pre-Programmed Globally Unique, 48-bit or 64-bit Node Address
- Compatible with EUI-48™ and EUI-64™
- · Single Supply with Operation Down to 1.7V
- · Low-Power CMOS Technology:
 - Read current: 1 mA, maximum
 - Standby current: 1 μA, maximum (I-Temp.) – 5 μA, maximum (E-Temp.)
- Two-Wire Serial Interface, I²C Compatible
- · Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to Eliminate Ground Bounce
- · 100 kHz and 400 kHz Clock Compatibility
- · Page Write Time: 5 ms, Maximum
- · Self-Timed Erase/Write Cycle
- · Page Write Buffer:
 - 8-byte page (24AA02E48/24AA02E64)
 - 16-byte page (24AA025E48/24AA025E64)
- · High Reliability:
 - More than one million erase/write cycles
 - Data retention >200 years
 - ESD protection >4,000V
- · Factory Programming Available
- RoHS Compliant
- Available for Extended Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 Extended (E): -40°C to +125°C

Packages


 8-Lead SOIC, 5-Lead SOT-23 (24AA02E48 and 24AA02E64) and 6-Lead SOT-23 (24AA025E48 and 24AA025E64)

Description


The Microchip Technology Inc. 24AA02XEXX⁽¹⁾ is a 2-Kbit Electrically Erasable PROM (EEPROM). The device is organized as two blocks of 128 x 8-bit memory with a two-wire serial interface. Low-voltage design permits operation down to 1.7V, with maximum standby currents of only 1 μ A for I-temp. and 5 μ A for E-temp., as well as a maximum active current of 1 mA. The 24AA02XEXX also has a page write capability for up to eight bytes of data (16 bytes on the 24AA025E48/24AA025E64).

Note 1: 24AA02XEXX is used in this document as a generic part number for the 24AA02E48/24AA02E64/24AA025E64 devices.

Package Types



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.3V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS		Electrical Characteristics: Industrial (I): TA = -40°C to +85°C, Vcc = +1.7V to +5.5V Extended (E): TA = -40°C to +125°C, Vcc = +1.7V to +5.5V				
Param. No.	Symbol	Characteristics	Min.	Max.	Units	Conditions
D1	VIH	High-Level Input Voltage	0.7 Vcc	_	V	
D2	VIL	Low-Level Input Voltage	_	0.3 Vcc	V	
D3	VHYS	Hysteresis of Schmitt Trigger Inputs	0.05 Vcc	_	V	Note 1
D4	Vol	Low-Level Output Voltage	_	0.40	V	IOL = 3.0 mA, VCC = 2.5V
D5	ILI	Input Leakage Current	_	±1	μΑ	VIN = Vss or Vcc
D6	ILO	Output Leakage Current	_	±1	μΑ	Vout = Vss or Vcc
D7	CIN, COUT	Pin Capacitance (all inputs/outputs)	_	10	pF	VCC = 5.0V (Note 1) TA = +25°C, FCLK = 1 MHz
D8	ICCWRITE	Operating Current	_	3	mA	Vcc = 5.5V, SCL = 400 kHz
D9	ICCREAD	Operating Current	_	1	mA	
D10	loce	Standby Current	_	1	μΑ	Industrial (I) SDA = SCL = Vcc
D10 Iccs	Standby Current	_	5	μΑ	Extended (E) SDA = SCL = Vcc	

Note 1: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHA	ARACTER	ISTICS	Electrical Characteristics: Industrial (I): $TA = -40$ °C to +85°C, $VCC = +1.7V$ to +5.5V Extended (E): $TA = -40$ °C to +125°C, $VCC = +1.7V$ to +5.5V				
Param. No.	Symbol	Characteristics	Min.	Max.	Units	Conditions	
1	FCLK	Clock Fraguency	_	400	kHz	2.5V ≤ VCC ≤ 5.5V	
	FCLK	Clock Frequency	_	100	kHz	1.7V ≤ VCC < 2.5V	
2	THIGH	Clock High Time	600		ns	$2.5V \le VCC \le 5.5V$	
2	IniGn	Clock High Hine	4000		ns	1.7V ≤ VCC < 2.5V	
3	TLOW	Clock Low Time	1300	-	ns	$2.5V \le Vcc \le 5.5V$	
3	TLOW	Clock Low Time	4700		ns	1.7V ≤ Vcc < 2.5V	
4	TR	CDA and CCI Disa Time	_	300	ns	2.5V ≤ Vcc ≤ 5.5V (Note 1)	
4	IR	SDA and SCL Rise Time	_	1000	ns	1.7V ≤ Vcc < 2.5V (Note 1)	
5	TF	SDA and SCL Fall Time	_	300	ns	Note 1	
6	Tublota	Start Condition Hold Time	600	_	ns	2.5V ≤ VCC ≤ 5.5V	
6	THD:STA	Start Condition Hold Time	4000		ns	1.7V ≤ VCC < 2.5V	
7	Toursta	Start Condition Setup Times	600	_	ns	2.5V ≤ VCC ≤ 5.5V	
7	Tsu:sta	Start Condition Setup Time	4700		ns	1.7V ≤ VCC < 2.5V	
8	THD:DAT	Data Input Hold Time	0		ns	Note 2	
0	Tours	Data Innut Catus Time	100	_	ns	2.5V ≤ VCC ≤ 5.5V	
9	TSU:DAT	Data Input Setup Time	250	_	ns	1.7V ≤ VCC < 2.5V	
10	Толлото	Stan Candition Satura Times	600		ns	2.5V ≤ VCC ≤ 5.5V	
10	Tsu:sto	Stop Condition Setup Time	4000	_	ns	1.7V ≤ VCC < 2.5V	
44	т	Outroot Valid for an Olada		900	ns	2.5V ≤ VCC ≤ 5.5V (Note 2)	
11	ТАА	Output Valid from Clock		3500	ns	1.7V ≤ VCC < 2.5V (Note 2)	
		Bus Free Time: Bus time must	1300	_	ns	2.5V ≤ VCC ≤ 5.5V	
12	TBUF	be free before a new transmission can start	4700	_	ns	1.7V ≤ Vcc < 2.5V	
13	Tof	Output Fall Time from Vін	_	250	ns	2.5V ≤ Vcc ≤ 5.5V	
13	TOF	Minimum to Vı∟ Maximum	_	250	ns	1.7V ≤ Vcc < 2.5V	
14	TSP	Input Filter Spike Suppression (SDA and SCL pins)		50	ns	Notes 1 and 3	
15	Twc	Write Cycle Time (byte or page)	_	5	ms		
16		Endurance	1,000,000		cycles	+25°C, 5.5V, Page Mode (Note 4)	

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

^{2:} As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

^{3:} The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

^{4:} This parameter is not tested but ensured by characterization.

FIGURE 1-1: BUS TIMING DATA





FIGURE 1-2: BUS TIMING START/STOP



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	SOIC	5-Pin SOT-23	6-Pin SOT-23	Description
A0	1	_	5	Chip Address Input ⁽¹⁾
A1	2	_	4	Chip Address Input ⁽¹⁾
A2	3	_	_	Chip Address Input ⁽¹⁾
Vss	4	2	2	Ground
SDA	5	3	3	Serial Address/Data I/O
SCL	6	1	1	Serial Clock
NC	7	5	_	Not Connected
Vcc	8	4	6	+1.7V to 5.5V Power Supply

Note 1: Chip address inputs A0, A1 and A2 are not connected on the 24AA02E48/24AA02E64.

2.1 Chip Address Inputs (A0, A1, A2)

The A0, A1 and A2 pins are not used by the 24AA02E48/24AA02E64. They may be left floating or tied to either Vss or Vcc.

For the 24AA025E48/24AA025E64, the levels on the A0, A1 and A2 inputs are compared with the corresponding bits in the client address. The chip is selected if the compare is true. For the 6-lead SOT-23 package, pin A2 is not connected and its corresponding bit in the client address should always be set to '0'.

Up to eight 24AA025E48/24AA025E64 devices (four for the SOT-23 package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vss or Vcc.

2.2 Serial Address/Data Input/Output (SDA)

SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an open-drain terminal, the SDA bus requires a pull-up resistor to VCC (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating Start and Stop conditions.

2.3 Serial Clock (SCL)

The SCL input is used to synchronize the data transfer to and from the device.

3.0 FUNCTIONAL DESCRIPTION

The 24AA02XEXX supports a bidirectional, two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a host device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24AA02XEXX works as client. Both host and client can operate as transmitter or receiver, but the host device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the host device and is, theoretically, unlimited (although only the last sixteen will be stored when doing a write operation). When an overwrite does occur, it will replace data in a First-In First-Out (FIFO) principle.


4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge after the reception of each byte. The host device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24AA02XEXX does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a host must signal an end of data to the client by not generating an Acknowledge bit on the last byte that has been clocked out of the client. In this case, the client (24AA02XEXX) will leave the data line high to enable the host to generate the Stop condition.





5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the host device. The control byte consists of a four-bit control code. For the 24AA02XEXX, this is set as '1010' binary for read and write operations. For the 24AA02E48/24AA02E64, the next three bits of the control byte are "don't cares".

For the 24AA025E48/24AA025E64, the next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24AA025E48/24AA025E64 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are in effect the three Most Significant bits of the word address.


For the 6-pin SOT-23 package, the A2 address pin is not available. During device addressing, the A2 Chip Select bit should be set to '0'.

The last bit of the control byte defines the operation to be performed. When set to '1', a read operation is selected. When set to '0', a write operation is selected. The next byte received defines the address of the first data byte (Figure 5-2).

Following the Start condition, the 24AA02XEXX monitors the SDA bus, checking the device type identifier being transmitted and, upon a '1010' code, the client device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24AA02XEXX will select a read or write operation.

Operation	Control Code	Chip Select	R/W
Read	1010	Chip Address	1
Write	1010	Chip Address	0

FIGURE 5-1: CONTROL BYTE ALLOCATION




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 16K bits by adding up to eight 24AA025E48/24AA025E64 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8; A1 as address bit A9; and A2 as address bit A10. It is not possible to sequentially read across device boundaries.

For the SOT-23 package, up to four 24AA025E48/24AA025E64 devices can be added for up to 8K bits of address space. In this case, software can use A0 of the control byte as address bit A8 and A1 as address bit A9. It is not possible to sequentially read across device boundaries.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



Note:

6.0 WRITE OPERATION

6.1 Byte Write

Following the Start condition from the host, the device code (four bits), the chip address (three bits) and the R/W bit which is a logic-low, is placed onto the bus by the host transmitter. This indicates to the addressed client receiver that a byte with a word address will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the host is the word address and will be written into the Address Pointer of the 24AA02XEXX. After receiving another Acknowledge signal from the 24AA02XEXX, the host device will transmit the data word to be written into the addressed memory location. The 24AA02XEXX acknowledges again and the host generates a Stop condition. This initiates the internal write cycle and, during this time, the 24AA02XEXX will not generate Acknowledge signals (Figure 6-1).

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24AA02XEXX in the same way as in a byte write. However, instead of generating a Stop condition, the host transmits up to eight data bytes to the 24AA02XEXX, which are temporarily stored in the on-chip page buffer and will be written into memory once the host has transmitted a Stop condition. Upon receipt of each word, the three lower-order Address Pointer bits (four for the 24AA025E48/24AA025E64) are internally incremented by one.

The higher-order five bits (four for the 24AA025E48/24AA025E64) of the word address remain constant. If the host should transmit more than eight words (16 for the 24AA025E48/24AA025E64) prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received an internal write cycle will begin (Figure 6-2).


Page write operations are limited to writing bytes within a single physical page regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If a page write command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.


6.3 Write Protection

The upper half of the array (80h-FFh) is permanently write-protected. Write operations to this address range are inhibited. Read operations are not affected.

The remaining half of the array (00h-7Fh) can be written to and read from normally.








7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the host, the device initiates the internally-timed write cycle and ACK polling can then be initiated immediately. This involves the host sending a Start condition followed by the control byte for a write command (R/ \overline{W} = 0). If the device is still busy with the write cycle, no ACK will be returned. If the cycle is complete, the device will return the ACK and the host can then proceed with the next read or write command. See Figure 7-1 for a flow diagram of this operation.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION

Read operations are initiated in the same \underline{way} as write operations, with the exception that the R/W bit of the client address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24AA02XEXX contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address 'n', the next current address read operation would access data from address n + 1. Upon receipt of the client address with R/W bit set to '1', the 24AA02XEXX issues an Acknowledge and transmits the 8-bit data word. The host will not acknowledge the transfer, but generate a Stop condition, and the 24AA02XEXX discontinues transmission (Figure 8-1).

8.2 Random Read

Random read operations allow the host to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24AA02XEXX as part of a write operation. Once the word address is sent, the host generates a Start condition following the Acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The host then issues the control byte again, but with the R/W bit set to a '1'. The 24AA02XEXX will then issue an Acknowledge and transmit the 8-bit data word. The host will not acknowledge the transfer, but generate a Stop condition, and the 24AA02XEXX will discontinue transmission (Figure 8-2).

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read, except that once the 24AA02XEXX transmits the first data byte, the host issues an Acknowledge as opposed to a Stop condition in a random read. This directs the 24AA02XEXX to transmit the next sequentially addressed 8-bit word (Figure 8-3).


To provide sequential reads, the 24AA02XEXX contains an internal Address Pointer that is incremented by one upon completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation.


8.4 Noise Protection


The 24AA02XEXX employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5V at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus.

FIGURE 8-1: CURRENT ADDRESS READ








9.0 PRE-PROGRAMMED EUI-48™ OR EUI-64™ NODE ADDRESS

The 24AA02XEXX is programmed at the factory with a globally unique node address stored in the upper half of the array and permanently write-protected. The remaining 1,024 bits are available for application use.

FIGURE 9-1: MEMORY ORGANIZATION



9.1 EUI-48™ Node Address (24AAXXXE48)

The 6-byte EUI-48™ node address value of the 24AAXXXE48 is stored in array locations 0xFA through 0xFF, as shown in Figure 9-2. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining three bytes are the Extension Identifier and are generated by Microchip to ensure a globally unique, 48-bit value.

9.1.1 ORGANIZATIONALLY UNIQUE IDENTIFIERS (OUIs)

Each OUI provides roughly 16M (2²⁴) addresses. Once the address pool for an OUI is exhausted, Microchip will acquire a new OUI from IEEE to use for programming this model. For more information on past and current OUIs see "Organizationally Unique Identifiers For Preprogrammed EUI-48 and EUI-64 Address Devices" Technical Brief (DS90003187).


Note: The OUI will change as addresses are exhausted. Customers are not guaranteed to receive a specific OUI and should design their application to accept new OUIs as they are introduced.

9.1.2 EUI-64™ SUPPORT USING THE 24AAXXXE48

The pre-programmed EUI-48 node address of the 24AAXXXE48 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by the application software inserting 0xFFFE between the OUI and the Extension Identifier, as shown below.

Note: As an alternative, the 24AAXXXE64 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See Section 9.2 "EUI-64™ Node Address (24AAXXXE64)" for details.

FIGURE 9-2: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (24AAXXXE48)



Corresponding EUI-48™ Node Address: 00-04-A3-12-34-56

Corresponding EUI-64™ Node Address After Encapsulation⁽¹⁾: 00-04-A3-FF-FE-12-34-56

Note 1: Encapsulation is performed by the application software.

9.2 EUI-64™ Node Address (24AAXXXE64)

The 8-byte EUI-64™ node address value of the 24AAXXXE64 is stored in array locations 0xF8 through 0xFF, as shown in Figure 9-3. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining five bytes are the Extension Identifier and are generated by Microchip to ensure a globally unique, 64-bit value.

Note:

In conformance with IEEE guidelines, Microchip will not use the values 0xFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values are specifically reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.


FIGURE 9-3: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (24AAXXXE64)

Description	24-b U	it Organizati Inique Identi	ionally fier		40-bit Extension Identifier			
Data	00h	04h	A3h	12h	34h	56h	78h	90h
Array Address	F8h	1	1		1	1		FFh

Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90

10.0 PACKAGING INFORMATION

10.1 Package Marking Information



	1 st Line Marking Code							
Part Number	so	DIC	SOT-23					
	I-Temp.	E-Temp.	I-Temp.	E-Temp.				
24AA02E48	24A2E48I	24A2E48E	2KNN ⁽¹⁾	AABLY ⁽²⁾				
24AA025E48	4A25E48I	4A25E48E	HSNN ⁽¹⁾	AABMY ⁽²⁾				
24AA02E64	24A2E64I	24A2E64E	AAABY ⁽²⁾	AABNY ⁽²⁾				
24AA025E64	4A25E64I	4A25E64E	AAACY ⁽²⁾	AABPY ⁽²⁾				

Note 1: These parts use the 1-line SOT-23 marking format

2: These parts use the 2-line SOT-23 marking format

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) RoHS-compliant JEDEC® designator for Matte Tin (Sn)

Note: Standard OTP marking consists of Microchip part number, year code, week

code and traceability code.

Note: For very small packages with no room for the JEDEC[®] designator

(e3), the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it will

be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25 – 0.50		
Foot Length	L	0.40	_	1.27
Footprint	L1		1.04 REF	
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	_	0.51
Lead Bend Radius	R	0.07	_	Í
Lead Bend Radius	R1	0.07	_	ı
Foot Angle	θ	0°	_	8°
Mold Draft Angle	θ1	5°	_	15°
Lead Angle	θ2	0°	_	_


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev G Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		5	
Pitch	е		0.95 BSC	
Outside lead pitch	e1		1.90 BSC	
Overall Height	Α	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	-	-	0.15
Overall Width	E		2.80 BSC	
Molded Package Width	E1		1.60 BSC	
Overall Length	D		2.90 BSC	
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	ф	0°	-	10°
Lead Thickness	С	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes.

Note:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev G Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z	•		3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev G

6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-028D (OT) Sheet 1 of 2

6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Leads	N	6			
Pitch	е	0.95 BSC			
Outside lead pitch	e1	1.90 BSC			
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	1.15	1.30	
Standoff	A1	0.00	-	0.15	
Overall Width	E	2.80 BSC			
Molded Package Width	E1	1.60 BSC			
Overall Length	D	2.90 BSC			
Foot Length	L	0.30	0.45	0.60	
Footprint	L1	0.60 REF			
Foot Angle	ф	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

Note:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side
- protrusions shall not exceed 0.25mm per side.

 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028D (OT) Sheet 2 of 2

6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X3)	Х			0.60
Contact Pad Length (X3)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028D (OT)

APPENDIX A: REVISION HISTORY

Revision J (09/2022)

Updated SOIC and SOT-23 package drawings; Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Replaced "Automotive (E):" designation with "Extended (E):" designation; Reformatted some sections for better readability.

Revision H (02/18)

Added detailed description of OUIs.

Revision G (08/16)

Added new OUI (54-10-EC) to list.

Revision F (10/14)

Added E-temp. option to part numbers.

Revision E (04/13)

Added 24AA02E64 and 24AA025E64 part numbers.

Revision D (05/10)

Added 24AA025E48 part number and 6-lead SOT-23 package.

Revision C (03/10)

Added new sections 2.0 through 9.0.

Revision B (01/09)

Removed preliminary status.

Revision A (12/08)

Initial release of this document.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	ΙΧ	1(1)	X		/XX		
Device	Tape a Opti	nd Reel on	Temperature Range		Package		
Device:	24AA02E	48 =	1.7V, 2-Kbit I ² with EUI-48™		erial EEPROM de Identity		
	24AA025	E48 =	1.7V, 2-Kbit I ²	C Se	erial EEPROM with entity and Address		
	24AA02E64 =			Kbit I ² C Serial EEPROM I-64™ Node Identity			
	24AA025	E64 =	1.7V, 2-Kbit I ²	C Se	erial EEPROM with entity and Address		
Tape and Reel Option:		Standard Tape and	l packaging (tu d Reel ⁽¹⁾	ıbe o	r tray)		
Temperature Range:	I = E =		+85°C (Indus +125°C (Exte	,			
Package:	SN =		Small Outline -	Narı	row, 3.90 mm		
	OT =	Body, 8-Lead (SOIC) Plastic Small Outline Transistor (SOT-23) (Tape and Reel only)					
1							

Examples:

- a) 24AA02E48-I/SN: 2-Kbit, 8-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Industrial Temperature, SOIC package.
- b) 24AA02E48T-I/OT: 2-Kbit, 8-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Tape and Reel, Industrial Temperature, 5-lead, SOT-23 package.
- c) 24AA025E48-I/SN: 2-Kbit, 16-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Cascadable, Industrial Temperature, SOIC package.
- d) 24AA02E64-I/SN: 2-Kbit, 8-byte page, Serial EEPROM with EUI-64 Node Identity, 1.7V, Industrial Temperature, SOIC package.
- e) 24AA02E64T-I/OT: 2-Kbit, 8-byte page, Serial EEPROM with EUI-64 Node Identity, 1.7V, Tape and Reel, Industrial Temperature, 5-lead, SOT-23 package.
- f) 24AA025E64-I/SN: 2-Kbit, 16-byte page, Serial EEPROM with EUI-64 Node Identity, 1.7V, Cascadable, Industrial Temperature, SOIC package.
- g) 24AA025E48T-E/SN: 2-Kbit, 16-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Cascadable, Tape and Reel, Extended Temperature, SOIC package.
- h) 24AA02E48-E/SN: 2-Kbit, 8-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Extended Temperature, SOIC package.
- 24AA025E48T-E/OT: 2-Kbit, 16-byte page, Serial EEPROM with EUI-48 Node Identity, 1.7V, Cascadable, Tape and Reel, Extended Temperature, 6-lead, SOT-23 package.
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1235-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

https://www.microchip.com/support

Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087

Fax: 774-760-0088

Chicago

Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi. MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323

Fax: 317-773-5453

Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608

Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980

Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing

Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing

Tel: 86-23-8980-9588 China - Dongguan

Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou

Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing

Tel: 86-25-8473-2460

China - Qingdao

Tel: 86-532-8502-7355

China - Shanghai

Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252

China - Xiamen

Tel: 86-592-2388138

China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul

Tel: 82-2-554-7200 Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906

Malaysia - Penang

Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok

Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo

Tel: 358-9-4520-820

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-72400 Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim

Tel: 47-7288-4388

Poland - Warsaw

Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800

Fax: 44-118-921-5820