

LIN Transceiver

Features


- The MCP2003B is Compliant with Local Interconnect Network (LIN) Bus Specifications 1.3, 2.0, 2.1, 2.2, SAE J2602, and ISO17987
- Supports Baud Rates up to 20 Kbaud with LIN-Compatible Output Driver
- 60V Load Dump Protected
- Very High Electromagnetic Immunity (EMI) Meets Stringent Original Equipment Manufacturers (OEM) Requirements
- Direct Capacitor Coupling Robustness without Transient Voltage Suppressor (TVS):
 - ±35V on LBUS (SAE J2962-1)
 - ±85V on LBUS (SAE J2962-1)
- High Electrostatic Discharge (ESD) Immunity without TVS:
 - >25 kV on LBUS (SAE J2962-1)
 - >15 kV on VBB (IEC 61000-4-2)
 - >6 kV on LBUS (IEC 61000-4-2)
- Very High Immunity to RF Disturbances Meets Stringent OEM Requirements
- Wide Supply Voltage: 5.5V 30.0V Continuous
- Extended (E) Temperature Range: -40°C to +125°C
- High (H) Temperature Range: -40°C to +150°C
- Interfaces to PIC[®] MCU EUSART and Standard USARTs
- LIN Bus Pin:
 - Internal pull-up resistor and diode
 - Protected against battery shorts
 - Protected against loss of ground
 - High current drive: >40 mA
- Automatic Thermal Shutdown
- Low-Power Mode:
 - Receiver monitoring bus and transmitter off: $(\cong 5 \ \mu A)$




Description

This device provides a bidirectional, half-duplex communication, physical interface to automotive and industrial LIN systems to meet the LIN Bus Specification Revision 2.2, SAE J2602, and ISO 17987. The device is both short-circuit and overtemperature protected by internal circuitry. The device has been specifically designed to operate in the automotive operating environment and will survive all specified transient conditions while meeting all of the stringent quiescent current requirements.

Package Types



MCP2003B Block Diagram



1.0 DEVICE OVERVIEW

The MCP2003B devices provide a physical interface between a microcontroller and a LIN bus. These devices will translate the CMOS/TTL logic levels to LIN logic level, and vice versa. It is intended for automotive and industrial applications with serial bus speeds up to 20 Kbaud.

LIN Bus Specification Revision 2.2 requires that the transceiver of all nodes in the system is connected via the LIN pin, referenced to ground and with a maximum external termination resistance load of 510Ω from LIN bus to battery supply. The 510Ω corresponds to 1 master and 15 slave nodes.

The VREN pin can be used to drive the logic input of an external voltage regulator. This pin is high in all modes except for Power-Down mode.

1.1 External Protection

1.1.1 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode should be used to provide polarity protection (see Example 1-1).

1.1.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 60V transient suppressor (TVS) diode, between VBB and ground, with a 50Ω transient protection resistor (RTP) in series with the battery supply and the VBB pin serve to protect the device from power transients (see Example 1-1) and ESD events. While this protection is optional, it is considered good engineering practice.

1.2 Internal Protection

1.2.1 ESD PROTECTION

For component-level ESD ratings, please refer to the maximum operation specifications.

1.2.2 GROUND LOSS PROTECTION

The LIN Bus specification states that the LIN pin must transition to the recessive state when ground is disconnected. Therefore, a loss of ground effectively forces the LIN line to a high-impedance level.

1.2.3 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter.


There are two causes for a thermal overload. A thermal shutdown can be triggered by either, or both, of the following thermal overload conditions.

- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

Driving the TxD and checking the RxD pin makes it possible to determine whether there is a bus contention (Rx = low, Tx = high) or a thermal overload condition (Rx = high, Tx = low). After a thermal overload event, the device will automatically recover once the die temperature has fallen below the recovery temperature threshold (see Figure 1-1).

FIGURE 1-1:

THERMAL SHUTDOWN STATE DIAGRAM



1.3 Modes of Operation

For an overview of all operational modes, refer to Table 1-1.

1.3.1 POWER-DOWN MODE

In Power-Down mode, everything is off except the wake-up section. The internal 30 k Ω pull-up resistor switch is open, which enables the high ohmic pull-up resistor (900 k Ω typical). This is the lowest power mode. The receiver is off, thus its output is open-drain.

On CS going to a high level or a falling edge on WAKE, the device will enter Ready mode as soon as internal voltage stabilizes. Refer to **Section 2.4** "**AC Specifications**" for further information. In addition, LIN bus activity will change the device from Power-Down mode to Ready mode; The MCP2003B wakes up on a rising edge on LBUS preceded by a low level lasting at least 70 µs typically. See Figure 1-2 about remote wake-up. If CS is held high as the device transitions from Power-Down to Ready mode, the device will transition to either Operation or Transmitter Off mode, depending on TxD input, as soon as internal voltages stabilize.

1.3.2 READY MODE

Transitioning from POR into Ready mode is achieved when $V_{BB} > V_{BBUV_RISE}$. Upon entering Ready mode, VREN is enabled and the receiver detect circuit is powered-up. The transmitter remains disabled and the device is ready to receive data but not to transmit.

Upon VBB supply pin power-on, the device will remain in Ready mode as long as CS is low. When CS transitions high, the device will either enter Operation mode if the TxD pin is held high, or the device will enter Transmitter Off mode if the TxD pin is held low.

1.3.3 OPERATION MODE

In this mode, all internal modules are operational. Note that the part cannot transmit if the pull-up resistance is missing on Rx pin. See **Section 1.5.1.1 "RxD Monitoring"** for details.

The device will go into Power-Down mode on the falling edge of CS and the TxD pin is held high. The device will enter Transmitter Off mode in the event of a Fault condition such as thermal overload, bus contention or TxD timer expiration.

The VBB to LBUS ~30 k Ω pull-up resistor (RSLAVE) is connected only in Operation mode.

1.3.4 TRANSMITTER OFF MODE

Transmitter Off mode is reached whenever the transmitter is disabled due to a Fault condition. Fault conditions include thermal overload, bus contention, RxD monitoring and TxD timer expiration.

The device will go into Power-Down mode on the falling edge of CS, or return to Operation mode if all faults are resolved.





TABLE 1-1:	OVERVIEW OF OPERATIONAL MODES

State	Transmitter	Receiver	VREN	Operation	Comments
POR	OFF	OFF	OFF	Check CS: if low, then proceed to Ready mode; If high, transition to either TOFF or Operation mode, depending on TxD.	$V_{BB} > V_{BB}(MIN)$ and Internal Supply stable. High ohmic pull-up resistor enabled (900 k Ω typical).
Ready	OFF	ON	ON	On CS high level, proceed to Operation or TOFF mode.	Bus Off state. High ohmic pull-up resistor enabled (900 k Ω typical).
Operation	ON	ON	ON	On CS low level, proceed to Power-Down. On a fault condition, proceed to TOFF mode.	Normal Operation mode. RxD has to be at a high level (>2.5V typical) while LBUS is recessive.
Power-Down	OFF	Activity Detect	OFF	On CS high level, proceed to Ready mode then proceed to either Operation or TOFF mode. Falling edge on WAKE will put the device into Ready mode. Rising edge on LIN bus will put the device into Ready mode.	Low-Power mode. High ohmic pull-up resistor enabled (900 kΩ typical).
Transmitter Off	OFF	ON	ON	On CS low level, proceed to Power-Down mode; On TxD high and no fault condition, proceed to Operation mode.	High ohmic pull-up resistor enabled (900k Ω typical).

© 2015-2016 Microchip Technology Inc.


1.4 Typical Applications



EXAMPLE 1-1: TYPICAL MCP2003B APPLICATION

- **Note 1:** For applications with current requirements of less than 20 mA, the connection to VBAT can be deleted, and voltage to the regulator supplied directly from the VREN pin.
 - 2: Required for transmission.
 - **3:** A Transient Voltage Suppressor on the LIN Bus is not required to sustain SAE J2962-1 ESD and Direct Capacitor Coupling tests.





1.5 Pin Descriptions

TABLE 1-2:PINOUT DESCRIPTIONS

Pin Name	8-Lead SOIC	2x3 DFN	3x3 DFN	Normal Operation
Rxd	1	1	1	Receive Data Output (OD), HV tolerant
CS	2	2	2	Chip Select (TTL), HV tolerant
WAKE	3	3	3	Wake-up, HV tolerant
Txd	4	4	4	Transmit Data Input (TTL), HV tolerant
Vss	5	5	5	Ground
LBUS	6	6	6	LIN Bus (bidirectional)
VBB	7	7	7	Battery Positive
VREN	8	8	8	Voltage Regulator Enable Output
EP	—	9	9	Exposed Thermal Pad. Do not electrically connect or connect to Vss.

Legend: TTL = TTL Input Buffer; OD = Open-Drain Output

1.5.1 RECEIVE DATA OUTPUT (RxD)

The Receive Data Output pin is an open-drain (OD) output and follows the state of the LIN pin, except in Power-Down mode.

1.5.1.1 RxD Monitoring

The RxD pin is internally monitored. It has to be at a high level (> 2.5V typical) while LBUS is recessive in Operation mode. Otherwise, an internal fault will be created and the device will transition to Transmitter Off mode.

Note:	A voltage regulator sensing circuit is connected to RxD. This sensing circuit internally monitors the RXD pin when LBUS is recessive (RXD = 1). It will not allow the device to switch (or stay) in Operation Mode if the RXD pin is left open. The RXD pin must be connected to a valid supply through a pull-up resistor as
	RXD is an open drain pin.

1.5.2 CHIP SELECT (CS)

This is the Chip Select Input pin. An internal pull-down resistor will keep the CS pin low. This is done to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and an I/O initialization sequence. The pin must detect a high level to activate the transmitter. An internal Low-Pass filter, with a typical time constant of 10 μ s, prevents unwanted wake-up (or transition to Power-Down mode) on glitches.

If CS = 0 when the VBB supply is turned on, the device goes to Ready mode as soon as internal voltages stabilize, and stays there as long as the CS pin is held low (0). In Ready mode, the receiver is on and the LIN transmitter driver is off. If CS = 1 when the VBB supply is turned on, the device will proceed to Operation mode, or TXOFF (refer to Figure 1-2), as soon as internal voltages stabilize.

This pin may also be used as a local wake-up input (refer to Example 1-1). In this implementation, the microcontroller I/O controlling the CS should be converted to a high-impedance input allowing the internal pull-down resistor to keep CS low. An external switch, or other source, can then wake-up both the transceiver and the microcontroller (if powered). Refer to Section 1.3 "Modes of Operation", for detailed operation of CS.

Note:	It is not recommended to tie CS high, as this can result in the device entering						
	Operation mode before the						
	microcontroller is initialized and may						
	result in unintentional LIN traffic. The CS						
	pin is internally pulled down to ground with						
	190 k Ω when CS is less than VIL, and						
	2 M Ω when CS is greater than VIH. The						
	current on CS is limited to about 2 μA when CS is greater than VIH.						

1.5.3 WAKE-UP INPUT (WAKE)

The \overline{WAKE} pin has an internal 800 k Ω pull-up to VBB. A falling edge on the \overline{WAKE} pin causes the device to wake from Power-Down mode. Upon waking, the MCP2003B will enter Ready mode.

1.5.4 TRANSMIT DATA INPUT (TxD)

The Transmit Data Input pin has an internal pull-up. The LIN pin is low (dominant) when TxD is low, and high (recessive) when TxD is high.

For extra bus security, TxD is internally forced to '1' whenever the transmitter is disabled, regardless of external TxD voltage.

1.5.4.1 TxD Dominant Timeout

If TxD is driven low for longer than approximately 25 ms, the LBUS pin is switched to Recessive mode and the part enters TOFF Mode. This is to prevent the LIN node from permanently driving the LIN BUS dominant. The transmitter is reenabled on TxD rising edge.

1.5.5 GROUND (Vss)

This is the Ground pin.

1.5.6 LIN BUS (LBUS)

The bidirectional LIN Bus pin (LBUS) is controlled by the TxD input. LBUS has a current limited open collector output. To reduce EMI, the edges during the signal changes are slope controlled and include corner rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on the LIN bus, and matches the output signal RxD to follow the state of the LBUS pin.

1.5.6.1 Bus Dominant Timer

The Bus Dominant Timer is an internal timer that deactivates the LBUS transmitter after approximately 25 ms of dominant state on the LBUS pin. The timer is reset on any recessive LBUS state.

The LIN bus transmitter will be reenabled after a recessive state on the LBUS pin as long as CS is high. Disabling can be caused by the LIN bus being externally held dominant, or by TXD being driven low.

1.5.7 BATTERY (VBB)

This is the Battery Positive Supply Voltage pin.

1.5.8 VOLTAGE REGULATOR ENABLE OUTPUT (VREN)

This is the External Voltage Regulator Enable pin. Open-drain output is pulled high to VBB in all modes except Power-Down.

1.5.9 EXPOSED THERMAL PAD (EP)

Do not electrically connect, or connect to Vss.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RxD, TxD, CS	0.3 to +50V
VIN DC Voltage on WAKE and VREN	
VBB Battery Voltage, continuous, non-operating ⁽¹⁾	0.3 to +50V
VBB Battery Voltage, non-operating (LIN bus recessive) ⁽²⁾	0.3 to +60V
VBB Battery Voltage, transient ISO 7637 Test 1	200V
VBB Battery Voltage, transient ISO 7637 Test 2a	+150V
VBB Battery Voltage, transient ISO 7637 Test 3a	
VBB Battery Voltage, transient ISO 7637 Test 3b	+200V
VLBUS Bus Voltage, continuous	18 to +50V
VLBUS Bus Voltage, transient ⁽³⁾	27 to +60V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1)	±35V and ±85V
ILBUS Bus Short-Circuit Current Limit	200 mA
ESD protection on LIN, without TVS (SAE J2962-1)	±25 kV
ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾	±6 kV
ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾	±8 kV
ESD protection on all other pins (Human Body Model) ⁽⁵⁾	±4 kV
ESD protection on all pins (Charge Device Model) ⁽⁶⁾	±2 kV
ESD protection on all pins (Machine Model) ⁽⁷⁾	±400V
Maximum Junction Temperature	+150°C
Storage Temperature	65 to +150°C

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device, at those or any other conditions above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: LIN 2.x compliant specification.

- 2: SAE J2602 compliant specification.
- 3: ISO 7637/1 load dump compliant (t < 500 ms).
- **4:** According to IEC 61000-4-2, 330Ω, 150 pF and Transceiver EMC Test Specifications [2] to [4]. For WAKE pin to meet the specification, series resistor must be in place (refer to Example 1-2).
- 5: According to AEC-Q100-002/JESD22-A114.
- 6: According to AEC-Q100-011B.
- 7: According to AEC-Q100-003/JESD22-A115.

2.2 Nomenclature Used in This Document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown in Table 2-1.

LIN specifications Name	Term used in the following tables	Definition
VBAT	not used	ECU operating voltage
VSUP	VBB	Supply voltage at device pin
IBUS_LIM	Isc	Current Limit of driver
VBUSREC	Vih(Lbus)	Recessive state
VBUSDOM	VIL(LBUS)	Dominant state

TABLE 2-1: EQUIVALENT VALUES

2.3 DC Specifications

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 5.5V to 30.0V Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power								
VBB Quiescent Operating Current	IBBQ		65	150	μA	Operating Mode, bus recessive		
		—	_	160	μA	V _{BB} > 18V		
VBB Transmitter-off Current	Іввто	—	60	120	μA	Transmitter off, bus recessive		
		—	_	130	μA	V _{BB} > 18V		
VBB Power-Down Current	IBBPD	—	6	15	μA			
		—	—	20	μA	V _{BB} > 18V		
		_	14	20	μA	LIN bus shorted to GND VLIN = 0V, V _{BB} < 12V		
VBB Current with Vss Floating	IBBNOGND	-1	_	1	mA	VBB = 12V, GND to VBB, VLIN = 0-27V		
VBB Undervoltage Threshold (switching from Operation mode to TOFF and VREN OFF)	VBBUV_FALL	3.8	4	4.4	V	VBB falling (Note 3)		
VBB Undervoltage Recovery Threshold (switching from POR to Ready mode)	VBBUV_RISE	5.5	5.6	6.0	V	VBB rising (Note 3)		
Microcontroller Interface								
High-Level Input Voltage (TxD)	Viн	2.0		30	V			
Low-Level Input Voltage (TxD)	VIL	-0.3	-	0.8	V			
High-Level Input Current (TxD)	Іін	-5	_		μA	Input voltage = 4.0V		

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω, TX = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.3 DC Specifications (Continued)

DC Specifications	VBB = 5.5V to 3 Extended (E): High (H): TA = -	30.0V FA = -40°C to -40°C to +150	+125°C)°C	1		l limits are specified for
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Low-Level Input Current (TxD)	lıL	-12	—	—	μA	Input voltage = 0.5V
High-Level Voltage (VREN)	VHVREN	-0.3		VBB + 0.3	V	
High-Level Output Current	IHVREN	-40	_	-5	mA	Output voltage = VBB - 0.5V
(VREN)		-120		-20		Output voltage = VBB - 2.0V
High-Level Input Voltage (CS)	Vih	2.0	—	30	V	Through a current limiting resistor
Low-Level Input Voltage (CS)	VIL	-0.3	_	0.8	V	
High-Level Input Current (CS)	Ін	—	_	10.0	μA	Input voltage = 4.0V
Low-Level Input Current (CS)	lıL	—	_	7.0	μA	Input voltage = 0.5V
Low-Level Input Voltage (WAKE)	VIL	VBB - 4.0V	—	-	V	
High-Level Input Current	I _{IH}	-12	_	_	μA	
(WAKE)		-15	_	_	μA	V _{BB} > 18V
Low-Level Input Current	۱ _{IL}	-30	_	—	μA	
(WAKE)		-45		—	μA	V _{BB} > 18V
Low-Level Output Voltage (RxD)	Vol	—		0.4	V	IIN = 2 mA
Input Threshold Level (RxD)	Vth(rxd)	—	2.5	_	V	RXD > VTH; LBUS recessive in Operating mode
High-Level Output Current (RxD)	Іон	-1	_	-1	μA	VLIN = VBB, VRXD = 5.5V
Bus Interface						
High-Level Input Voltage	VIH(LBUS)	0.6 VBB	_	_	V	Recessive state
Low-Level Input Voltage	VIL(LBUS)	-8		0.4 Vвв	V	Dominant state
Input Hysteresis	VHYS	_		0.175 Vвв	V	VIH(LBUS) - VIL(LBUS)
Low-Level Output Current	IOL(LBUS)	40	_	200	mA	Output voltage = 0.2 VBB, VBB = 12V
		16.5	—	-	mA	Output voltage = 0.2 VBB, VBB = 18V
High-Level Output Current	Iон(Lвus)	—	_	20	μA	
Short-Circuit Current Limit	Isc	50		200	mA	(Note 1)
High-Level Output Voltage	Voh(Lbus)	0.8 VBB	_	VBB	V	
Driver Dominant Voltage	V_LOSUP	—	_	1.2	V	RLOAD = 500Ω
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_DO M	-1	-0.4	-	mA	Driver off, VBUS = 0V, VBB = 12V

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω, TX = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.3 DC Specifications (Continued)

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 5.5V to 30.0V Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_REC		12	20	μA	Driver off, 8V < VBB < 18V 8V < VBUS < 18V VBUS ≥ VBB		
Leakage Current (disconnected from ground)	IBUS_NO_GND	-10	1.0	+10	μA	GNDDEVICE = VBB, 0V < VBUS < 18V, VBB = 12V		
Leakage Current (disconnected from VBB)	IBUS_NO_VBB	_	_	10	μA	VBB = GND, 0 < VBUS < 18V, (Note 2)		
Receiver Center Voltage	VBUS_CNT	0.475 VBB	0.5 VBB	0.525 VBB	V	Vbus_cnt = (Vil (Lbus) + Vih (Lbus))/2		
Slave Termination	RSLAVE	20	30	60	kΩ			
Capacitance of Slave Node	CSLAVE	_	_	100	pF	(Note 3)		

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.4 AC Specifications

2.4 AC Specifications								
AC Characteristics	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 5.5V to 27.0V Extended (E): TA = -40°C to +125°C							
	High (H): $TA = -40^{\circ}C$ to +150°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions		
Bus Interface – Constant Slop	e Time Para	meters	;					
Slope Rising and Falling Edges	t SLOPE	3.5		22.5	μs	7.3V ≤ VBB ≤ 18V		
Propagation Delay of Transmitter	t TRANSPD	—	_	4.0	μs	ttranspd = max (ttranspdr or ttranspdf)		
Propagation Delay of Receiver	tRECPD	_	—	6.0	μs	tRECPD = max (tRECPDR or tRECPDF)		
Symmetry of Propagation Delay of Receiver Rising Edge w.r.t. Falling Edge	t RECSYM	-2.0	_	2.0	μs	tRECSYM = max (tRECPDF - tRECPDR) RRXD 2.4 Ω to VCC, CRXD 20 pF		
Symmetry of Propagation Delay of Transmitter Rising Edge w.r.t. Falling Edge	TRANSSYM	-2.0	_	2.0	μs	ttranssym = max (ttranspdf - ttranspdr)		
Duty Cycle 1 @20.0 kbit/sec		0.396		_	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.744 × VBB, THDOM(MAX) = 0.581 × VBB, VBB =7.0V - 18V; tBIT = 50 µS D1 = tBUS_REC(MIN)/2 × tBIT)		
Duty Cycle 2 @20.0 kbit/sec		_	_	0.581	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.284 × VBB, THDOM(MAX) = 0.422 × VBB, VBB =7.6V - 18V; tBIT = 50 µS D2 = tBUS_REC(MAX)/2 × tBIT)		
Duty Cycle 3 @10.4 kbit/sec		0.417	_	_	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.778 × VBB, THDOM(MAX) = 0.616 × VBB, VBB =7.0V – 18V; tBIT = 96 µS D3 = tBUS_REC(MIN)/2 × tBIT)		
Duty Cycle 4 @10.4 kbit/sec		_	_	0.590	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(max) = 0.251 × VBB, THDOM(MAX) = 0.389 × VBB, VBB =7.6V – 18V; tBIT = 96 µS D4 = tBUS_REC(MAX)/2 × tBIT)		
Wake-up Timing								
Bus Activity Debounce time	tBDB	30	70	125	μs			
Bus Activity to VREN on	t BACTVE	10	60	110	μs			
WAKE to VREN on	tWAKE			150	μs			
Chip Select to VREN on	topop			150	μs	VREN floating		
Chip Select to VREN UN	tcsor			100	μο			

2.5 Thermal Specifications

Parameter	Symbol	Тур.	Max.	Units	Test Conditions
Recovery Temperature	θRECOVERY	+160	—	°C	
Shutdown Temperature	θSHUTDOWN	+180	—	°C	
Short-Circuit Recovery Time	t THERM	1.5	5.0	ms	
Thermal Package Resistances					
Thermal Resistance, 2x3 8L-DFN	θJA	75	_	°C/W	
Thermal Resistance, 3x3 8L-DFN	θJA	56.7	—	°C/W	
Thermal Resistance, 8L-SOIC	θJA	149.5	—	°C/W	

Note 1: The maximum power dissipation is a function of TJMAX, θJA and ambient temperature T_A. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA) θJA. If this dissipation is exceeded, the die temperature will rise above 150°C and the device will go into thermal shutdown.

2.6 Typical Performance Curves

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VBB = 5.5V to 18.0V, Extended (E): TA = -40° C to $+125^{\circ}$ C and High (H): TA = -40° C to $+150^{\circ}$ C.




FIGURE 2-1: Typical IBBQ.




FIGURE 2-2: Typical IBBPD.





FIGURE 2-3:




2.7 Timing Diagrams and Specifications















3.0 PACKAGING INFORMATION

3.1 Package Marking Information



Device	Code
MCP2003B-E/MC	ADP
MCP2003BT-E/MC	ADP
MCP2003B-H/MC	ADR
MCP2003BT-H/MC	ADR




8-Lead DFN (3x3)			Examples:
XXXX YYWW NNN PIN 1	Device MCP2003B-E/MF MCP2003BT-E/MF MCP2003B-H/MF MCP2003BT-H/MF	Code DAEC DAEC DAEE DAEE	DAEC 1613 256
8-Lead SOIC (150 mil)			Examples: MCP2003B SN@31613 256 SN@31613 256 SN@31613 256 SN@31613 256
Y Year YY Year WW Wee NNN Alph e3 Pb-f * This	tomer-specific informat r code (last digit of cale r code (last 2 digits of c ek code (week of Janua nanumeric traceability c ree JEDEC [®] designato package is Pb-free. Th be found on the outer p	ndar year) alendar yea ıry 1 is week ode ır for Matte 1 ne Pb-free Jl	ʻ01') ïn (Sn) EDEC designator (@3))

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е		0.50 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.30	-	1.55	
Exposed Pad Width	E2	1.50	-	1.75	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			1.45
Optional Center Pad Length	T2			1.75
Contact Pad Spacing	C1		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D		3.00 BSC		
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	Е	3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Contact Pitch	E					
Optional Center Pad Width	W2			2.40		
Optional Center Pad Length	T2	1.		1.55		
Contact Pad Spacing	C1		3.10			
Contact Pad Width (X8)	X1			0.35		
Contact Pad Length (X8)	Y1			0.65		
Distance Between Pads	G	0.30				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B




8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (April 2016)

The following is the list of modifications:

- Updated MCP2003B Block Diagram.
- Updated Section 1.3.1, Power-Down Mode.
- Updated Figure 1-2.
- Updated Table 1-1.
- Added VBBUV_FALL, VBBUV_RISE and updated IBBPD.

Revision B (December 2015)

The following is the list of modifications:

- Included Features and Electrical Characteristics for the SAE J2962-1.
- Minor typographical changes.

Revision A (November 2015)

• Original release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>× /xx</u>	Exa	mples:	
	 erature Package nge	a)	MCP2003B-E/MC:	Extended Temperature, 8LD 2x3 DFN package
i ta		b)	MCP2003B-E/MF:	Extended Temperature, 8LD 3x3 DFN package
Device:	MCP2003B: LIN Transceiver MCP2003BT: LIN Transceiver (Tape and Reel)	c)	MCP2003B-E/SN:	Extended Temperature, 8LD SOIC package
Temperature Range:		d)	MCP2003BT-H/MC:	Tape and Reel, High Temperature, 8LD 2x3 DFN package
Package:	MC = 8-Lead Plastic Dual Flat, No Lead Package –	e)	MCP2003BT-H/MF:	Tape and Reel, High Temperature, 8LD 3x3 DFN package
	2x3x0.9 mm Body (DFN) MF = 8-Lead Plastic Dual Flat, No Lead Package – 3x3x0.9 mm Body (DFN) SN = 8-Lead Plastic Small Outline – Narrow 3.90 mm Body (SOIC)	f)	MCP2003BT-H/SN:	Tape and Reel, High Temperature, 8LD SOIC package

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0505-4



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

MCP2003B-H/SN MCP2003B-E/MF MCP2003B-H/MF MCP2003B-H/MC MCP2003B-E/SN MCP2003B-E/MC