# Analog Multiplexers / Demultiplexers

High-Performance Silicon-Gate CMOS

# MC74VHC4051, MC74VHC4052, MC74VHC4053


The MC74VHC4051, MC74VHC4052 and MC74VHC4053 utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).


The VHC4051, VHC4052 and VHC4053 are identical in pinout to the high-speed HC4051A, HC4052A and HC4053A, and the metal-gate MC14051B, MC14052B and MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance  $(R_{on})$  is more linear over input voltage than  $R_{on}$  of metal–gate CMOS analog switches.


- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power Supply Range ( $V_{CC}$  GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- Chip Complexity: VHC4051 184 FETs or 46 Equivalent Gates VHC4052 — 168 FETs or 42 Equivalent Gates VHC4053 — 156 FETs or 39 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch



Figure 1. Logic Diagrams




Figure 4. Pinout: MC74VHC4053 (Top View)

#### FUNCTION TABLE - MC74VHC4051

Control Inputs				
		Selec	t	
Enable	С	в	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	н	L	L	X4
L	н	L	Н	X5
L	н	Н	L	X6
L	н	Н	Н	X7
н	X	Х	Х	NONE

X = Don't Care

#### FUNCTION TABLE - MC74VHC4052

Contr	Control Inputs			
Enable	Select B A		ON Ch	annels
	L L H H X	L H L H X	Y0 Y1 Y2 Y3	X0 X1 X2 X3 NE

X = Don't Care

#### FUNCTION TABLE - MC74VHC4053

Control Inputs						
Enable	Select Enable C B A			ON	I Chann	els
		1	1	ZO	Y0	X0
	L	L	н	Z0	YO	X1
L	L	H	L	ZO	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
н	Х	Х	Х		NONE	

X = Don't Care

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	− 0.5 to + 7.0 − 0.5 to + 14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + 0.5	V
I	DC Current, Into or Out of Any Pin	± 25	mA
P <sub>D</sub>	Power Dissipation in Still Air SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	– 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating — SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V
$V_{EE}$	Negative DC Supply Voltage, Output (Referenced to GND)	- 6.0	GND	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)		V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		1.2	V
T <sub>A</sub>	Operating Temperature Range, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	0 0 0 0	1000 800 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

\*For voltage drops across switch greater than 1.2V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

				v <sub>cc</sub>	Guaranteed Lim		nit	
Symbol	Parameter	Conditio	'n	v	–55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l <sub>in</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC} \text{ or GND},$ $V_{EE} = -6.0 \text{ V}$		6.0	± 0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	Channel Select, Enal $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0 V$		6.0 6.0	1 4	10 40	40 80	μA

## DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) V<sub>EE</sub> = GND, Except Where Noted

### DC ELECTRICAL CHARACTERISTICS Analog Section

					Gu	Guaranteed Limit		
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	V <sub>EE</sub> V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$ \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \text{ to } V_{EE} \\ I_S \leq 2.0 \text{ mA} \\ (Figures 5 \text{ through 11}) \end{array} $	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	200 160 120 100	240 200 150 125	320 280 170 140	Ω
		$ \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \text{ or } V_{EE} \text{ (Endpoints)} \\ I_S \leq 2.0 \text{ mA} \\ \text{(Figures 5 through11)} \end{array} $	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	150 110 90 80	180 140 120 100	230 190 140 115	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$ \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ I_{S} \; \leq \; 2.0 \; \text{mA} \end{array} $	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	40 20 10 10	50 25 15 12	80 40 18 14	Ω
I <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel		6.0	- 6.0	0.1	0.5	1.0	μA
	Maximum Off-Channel VHC4051Leakage Current,VHC4052Common ChannelVHC4053		6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
I <sub>on</sub>	Maximum On-Channel VHC4051Leakage Current,VHC4052Channel-to-ChannelVHC4053		6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μA

#### **Guaranteed Limit** v<sub>cc</sub> v –55 to 25°C ≤**85°C** ≤125°C Symbol Parameter Unit Maximum Propagation Delay, Channel-Select to Analog Output 2.0 320 350 270 ns t<sub>PLH</sub>, (Figures 18, 19) 3.0 90 110 125 t<sub>PHL</sub> 4.5 59 79 85 6.0 45 65 75 Maximum Propagation Delay, Analog Input to Analog Output 2.0 60 40 70 t<sub>PLH</sub>, ns (Figures 20, 21) 25 30 3.0 32 t<sub>PHL</sub> 4.5 12 15 18 6.0 10 13 15 Maximum Propagation Delay, Enable to Analog Output 2.0 160 200 220 t<sub>PLZ</sub>, ns (Figures 22, 23) 3.0 70 95 110 t<sub>PHZ</sub> 4.5 48 63 76 6.0 39 55 63 Maximum Propagation Delay, Enable to Analog Output 2.0 245 315 345 t<sub>PZL</sub>, ns (Figures 22, 23) 3.0 155 t<sub>PZH</sub> 115 145 4.5 49 69 83 6.0 39 58 67 Cin Maximum Input Capacitance, Channel-Select or Enable Inputs 10 10 10 pF Maximum Capacitance Analog I/O pF CI/O 35 35 35 (All Switches Off) Common O/I: VHC4051 130 130 130 VHC4052 80 80 80 VHC4053 50 50 50 Feedthrough 1.0 1.0 1.0

#### AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )


			Typical @ 25°C, $V_{CC}$ = 5.0 V, $V_{EE}$ = 0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 25)*	VHC4051 VHC4052 VHC4053	45 80 45	pF

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .


## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

				V <sub>EE</sub>		Limit*		
Symbol	Parameter	Condition	V <sub>CC</sub> V <sub>EE</sub> V V			25°C		Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 15)	$      f_{in} = 1 MHz \ Sine \ Wave; \ Adjust \ f_{in} \ Voltage \ to \ Obtain \ 0dBm \ at \ V_{OS}; \ Increase \ f_{in} \ Frequency \ Until \ dB \ Meter \ Reads \ -3dB; \ R_L = 50\Omega, \ C_L = 10 pF $	2.25 4.50 6.00	-2.25 -4.50 -6.00	'51 80 80 80	'52 95 95 95	'53 120 120 120	MHz
	Off-Channel Feedthrough Isolation (Figure 16)	$ \begin{array}{l} f_{in} = \text{Sine Wave; Adjust } f_{in} \text{ Voltage to} \\ \text{Obtain 0dBm at } \text{V}_{\text{IS}} \\ f_{in} = 10 \text{kHz},  \text{R}_{\text{L}} = 600 \Omega,  \text{C}_{\text{L}} = 50 \text{pF} \end{array} $	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 17)	$ \begin{array}{l} V_{in} \leq 1 MHz \; Square \; Wave \; (t_{f} = t_{f} = 6ns); \\ \text{Adjust } R_{L} \; at \; Setup \; so \; that \; I_{S} = 0A; \\ \text{Enable} = GND \qquad R_{L} = 600\Omega, \; C_{L} = 50 pF \end{array} $	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mV <sub>PP</sub>
		$R_L = 10k\Omega$ , $C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
	Crosstalk Between Any Two Switches (Figure 24) (Test does not apply to VHC4051)	$ \begin{array}{l} f_{in} = Sine \mbox{ Wave; Adjust } f_{in} \mbox{ Voltage to} \\ Obtain \mbox{ 0dBm at } V_{IS} \\ f_{in} = 10 \mbox{ Hz, } R_L = 600 \Omega, \mbox{ C}_L = 50 \mbox{ pF} \end{array} $	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 26)	$\label{eq:states} \begin{array}{l} f_{in} = 1 \text{kHz}, \ R_L = 10 \text{k}\Omega, \ C_L = 50 \text{pF} \\ \text{THD} = \text{THD}_{measured} - \text{THD}_{source} \\ V_{IS} = 4.0 \text{V}_{PP} \ \text{sine wave} \\ V_{IS} = 8.0 \text{V}_{PP} \ \text{sine wave} \\ V_{IS} = 11.0 \text{V}_{PP} \ \text{sine wave} \end{array}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

\*Limits not tested. Determined by design and verified by qualification.












Figure 7. Typical On Resistance,  $V_{CC} - V_{EE} = 4.5 V$ 





Figure 8. Typical On Resistance,  $V_{CC} - V_{EE} = 6.0 V$ 






Figure 11. On Resistance Test Set-Up






Figure 12. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up









Figure 14. Maximum On Channel Leakage Current, Channel to Channel, Test Set–Up



\*Includes all probe and jig capacitance








Figure 15. Maximum On Channel Bandwidth, Test Set–Up




\*Includes all probe and jig capacitance

Figure 17. Feedthrough Noise, Channel Select to Common Out, Test Set–Up









\*Includes all probe and jig capacitance









Analog Out




\*Includes all probe and jig capacitance

#### Figure 21. Propagation Delay, Test Set–Up Analog In to Analog Out







\*Includes all probe and jig capacitance

Figure 24. Crosstalk Between Any Two Switches, Test Set–Up




Figure 26. Total Harmonic Distortion, Test Set-Up




Figure 25. Power Dissipation Capacitance, Test Set–Up




Figure 27. Plot, Harmonic Distortion

### **APPLICATIONS INFORMATION**

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$
  
GND = 0V = logic low

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is ten volts. Therefore, using the configuration of Figure 28, a maximum analog signal of ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} V_{CC} &- GND = 2 \text{ to } 6 \text{ volts} \\ V_{EE} &- GND = 0 \text{ to } -6 \text{ volts} \\ V_{CC} &- V_{EE} = 2 \text{ to } 12 \text{ volts} \\ \text{ and } V_{FE} \leq GND \end{split}$$

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes ( $D_x$ ) are recommended as shown in Figure 29. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 28. Application Example




Figure 29. External Germanium or Schottky Clipping Diodes




Figure 30. Interfacing LSTTL/NMOS to CMOS Inputs





Figure 31. Function Diagram, VHC4051






Figure 33. Function Diagram, VHC4053

#### **ORDERING & SHIPPING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74VHC4051DR2G		
MC74VHC4052DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74VHC4053DR2G		
MC74VHC4051DTR2G		
NLVVHC4051DTR2G*		
MC74VHC4052DTR2G	TSSOP-16	
NLVVHC4052DTR2G*	(Pb-Free)	2500 / Tape & Reel
MC74VHC4053DTR2G		
NLVVHC4053DTR2G*		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.






DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16		PAGE 1 OF 1				
ON Semiconductor and ()) are trac ON Semiconductor reserves the right	demarks of Semiconductor Components Indu: to make changes without further notice to an	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation	and/or other countries. or guarantee regarding				

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TSSOP-16	-	PAGE 1 OF 1				
		stries, LLC dba ON Semiconductor or its subsidiaries in the United States					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

MC74VHC4051DR2 MC74VHC4051DR2G MC74VHC4051DTR2 MC74VHC4051DTR2G MC74VHC4051M MC74VHC4051MEL MC74VHC4051MELG MC74VHC4051MG MC74VHC4052DR2 MC74VHC4052DR2G MC74VHC4052DTR2 MC74VHC4052DTR2G MC74VHC4052M MC74VHC4052MEL MC74VHC4052MELG MC74VHC4052MG MC74VHC4053DR2 MC74VHC4053DR2G MC74VHC4053DTR2 MC74VHC4053DTR2G MC74VHC4053M MC74VHC4053MEL MC74VHC4053MELG MC74VHC4053MG NLVVHC4051DTR2G NLV74VHC4051DR2G NLVVHC4053DTR2G NLVVHC4052DTR2G