

## **General Description**

The MAX9406 high-speed, low-skew, quad differential input to current-mode logic (CML) translator features high-speed signal conversion of the DisplayPort<sup>™</sup> (DP) to High-Definition Multimedia Interface (HDMI<sup>™</sup>) technology. This device features ultra-low propagation delay of 350ps and channel-to-channel skew of less than 20ps. The MAX9406 supports typical data rates of 2Gbps.

The MAX9406 provides the level shift for HDMI's Display Data Channel (DDC) and hot-plug detection (HPD), which converts the 5V single-ended logic to 3.3V single-ended logic.

The MAX9406 operates from a 3V to 3.6V core supply and is specified over the -40°C to +85°C extended temperature range. This device is available in 48-pin, 7mm x 7mm thin QFN and 32-pin, 5mm x 5mm thin QFN packages.

### Applications

Level Conversion for DP to HDMI
Data and Clock Driver and Buffer
Backplane Data and Clock Distribution
Base Stations
ATE

DVI is a trademark of Digital Display Working Group (DDWG). DisplayPort is a trademark of Video Electronics Standards Association (VESA). HDMI is a trademark of HDMI Licensing, LLC.

### **Features**


- 500mV Differential HDMI Output at 2Gbps Data Rate
- 350ps Propagation Delay
- 20ps Channel-to-Channel Skew at 2Gbps
- Low Jitters: DJ = 11psp-p and RJ = 0.5ps<sub>RMS</sub>
- Bidirectional Level Shifter of 5V to 3.3V for DDC Pins
- Level Shifter of 5V to 3.3V for I/Os
- Integrated 50Ω Input Terminations and Biasing
- ♦ -40°C to +85°C Operating Temperature Range

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX9406ETJ+	-40°C to +85°C	32 Thin QFN-EP* (5mm x 5mm x 0.8mm)	T3255-4
MAX9406ETM+	-40°C to +85°C	48 Thin QFN-EP* (7mm x 7mm x 0.8mm)	T4877-6

+Denotes a lead-free package.

#### \*EP = Exposed paddle.



## 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND
All Pins to GND $0.3V$ to (V <sub>CC</sub> + $0.3V$ )
Short-Circuit Duration (all outputs)Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
32-Pin Thin QFN (derate 21.3mW/°C above +70°C) .1702mW
48-Pin Thin QFN (derate 27.8mW/°C above +70°C) .2222mW
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ) (Note 1)
32-Pin Thin QFN+1.7°C/W
48-Pin Thin QFN+0.8°C/W
Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) (Note 1)
32-Pin Thin QFN+29°C/W
48-Pin Thin QFN+25°C/W

Operating Temperature Range	+150°C
ESD Protection	
Human Body Model (R <sub>D</sub> = $1.5k\Omega$ , C <sub>S</sub> = $100pF$ )	
IN_D_ and OUT_D_ to GND	±1.5kV
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, refer to *Application Note 4083* at www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 3V to 3.6V,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = 3.3V,  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
			•			
Input High Level	VIH1		2.4			V
Input Low Level	VIL1				0.5	V
Input Current	IIN-EN	$V_{IN} = 0$ to $V_{CC}$		24		μΑ
DDC_EN INPUT						
Input High Level	VIH1		2.4			V
Input Low Level	V <sub>IL1</sub>				0.5	V
Input Current	IIN-DDC	$V_{IN} = 0$ to $V_{CC}$		100		μΑ
HPD INPUT AND OUTPUT						
Input High Level	V <sub>IH2</sub>		2.4		5.3	V
Input Low Level	VIL2				0.8	V
Input Current	I <sub>IN2</sub>	$V_{IN} = 0$ to $V_{CC}$		80		μΑ
HPD_SNK Pulldown Resistance	R <sub>HPD</sub>		40	60		kΩ
Output High Level	Voh-hpdb		2.5		Vcc	V
Output Low Level	VOL-HPDB		0	0.18	0.4	V
DIFFERENTIAL INPUTS (IN_)						
Differential Input High Threshold	VIDH	$V_{ID} = V_{IN+} - V_{IN-}$			50	mV
Differential Input Low Threshold	VIDL	$V_{ID} = V_{IN+} - V_{IN-}$	-50			mV
Common Input Voltage	VCOM	$V_{COD} = DC Avg [(V_{IN+} + V_{IN-}) / 2]$	0	1.43	2	V
Common-Mode AC Tolerance	VCM_AC_P-P	$V_{CM_AC_P-P} = (V_{IN+} + V_{IN-}) / 2 - V_{COD}$			100	mV
Differential Input Termination	R <sub>IN</sub>		40		60	Ω

## DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3V \text{ to } 3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}\text{C}.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS								
DIFFERENTIAL OUTPUTS (OUT_)														
Single-Ended Output Swing	Vosw	With a 50 $\Omega$ load to V_CC at both pins	450		600	mV								
Single-Ended Output High	V <sub>OH3</sub>	With a 50 $\!\Omega$ load to V_CC at both pins	V <sub>CC</sub> - 10mV		V <sub>CC</sub> + 10mV	mV								
Single-Ended Output Low	V <sub>OL3</sub>	With a 50 $\Omega$ load to VCC at both pins	V <sub>CC</sub> - 600mV		V <sub>CC</sub> - 400mV	V								
Single-Ended Output Current in High-Z	IOFF		-10		+10	μΑ								
Output Short-Circuit Current	los	Output pins connected to V <sub>CC</sub> or GND	-20		+20	mA								
POWER CONSUMPTION														
Supply Current	Icc	Includes 4 channels CML termination supply current, $\overline{OE} = 0$		77	90	mA								
	IPD	<u>OE</u> = 1		5										


## **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 3V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}C.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIFFERENTIAL SIGNAL						
Maximum Data Rate	rD		1.85			Gbps
Differential Propagation Delay	tpD			350	500	ps
Channel-to-Channel Skew	tsк			20	50	ps
Output Rise/Fall Time	t <sub>R/F</sub>		180		515	ps
Added Random Jitter	t <sub>RJ</sub>	1GHz clock input		0.5	1	ps <sub>RMS</sub>
Added Deterministic Jitter	t <sub>DJ</sub>	$r_D = 2Gbps, 2^{23} - 1 PRBS pattern$		11	30	ps <sub>P-P</sub>
SINGLE-ENDED SIGNAL		•	·			
CLK Frequency	fsck	Supports I <sup>2</sup> C fast mode			400	kHz
HPD_SRC Rise/Fall Time	trf-hpdb		1		20	ns
HPD Propagation Delay	thpd				200	ns

Note 2: AC parameters are guaranteed by design and characterization.






**Typical Operating Characteristics** 

**Pin Description** 

P	IN		
32-PIN TQFN	48-PIN TQFN	NAME	FUNCTION
1, 3, 8, 18, 22	1, 5, 12, 18, 24, 27, 31, 36, 37,43	GND	Ground
2, 7, 24	2, 11, 15, 21, 26, 33, 40, 46	V <sub>CC</sub>	Power-Supply Input. Bypass $V_{CC}$ to GND with $0.1\mu F$ and $0.01\mu F$ capacitors as close to the supply pins as possible.
_	3, 4, 6, 10, 34, 35	N.C.	No Connection. Not internally connected; leave unconnected.
4	7	HPD_SRC	Hot-Plug Detection at 3.3V Logic
5	8	SDA_SRC	Serial Data Line. I <sup>2</sup> C data line at 3.3V logic.
6	9	SCL_SRC	Serial Clock Line. I <sup>2</sup> C clock line at 3.3V logic.
9	13	OUT_D4+	Differential Output Port 4+
10	14	OUT_D4-	Differential Output Port 4-
11	16	OUT_D3+	Differential Output Port 3+
12	17	OUT_D3-	Differential Output Port 3-
13	19	OUT_D2+	Differential Output Port 2+
14	20	OUT_D2-	Differential Output Port 2-
15	22	OUT_D1+	Differential Output Port 1+
16	23	OUT_D1-	Differential Output Port 1-
17	25	ŌĒ	Output Enable. Drive $\overline{OE}$ low to enable the outputs. Drive $\overline{OE}$ high to disable the outputs.
19	28	SCL_SNK	Serial Clock Line. I <sup>2</sup> C clock line at 5V logic.
20	29	SDA_SNK	Serial Data Line. I <sup>2</sup> C data line at 5V logic.
21	30	HPD_SNK	Hot-Plug Detection at +5V Logic
23	32	DDC_EN	DDC Link Enable
25	38	IN_D1-	Differential Input Port 1-
26	39	IN_D1+	Differential Input Port 1+
27	41	IN_D2-	Differential Input Port 2-
28	42	IN_D2+	Differential Input Port 2+
29	44	IN_D3-	Differential Input Port 3-
30	45	IN_D3+	Differential Input Port 3+
31	47	IN_D4-	Differential Input Port 4-
32	48	IN_D4+	Differential Input Port 4+
	_	EP	Exposed Paddle. Connect EP to ground.

**MAX9406** 



### **Detailed Description**

The MAX9406 high-speed, low-skew, quad differential input to CML translator is designed for high-speed signal conversion of the DP to HDMI technology. This device features ultra-low propagation delay of 350ps and channel-to-channel skew of less than 20ps. The MAX9406 supports typical data rates of 2Gbps.

The MAX9406 provides the level shift for HDMI's DDC and HPD, which converts the 5V single-ended logic to 3.3V single-ended logic.

#### **High-Speed Signal Enables**

 $\overline{\text{OE}}$  controls the power through the entire length of the four high-speed signal paths. Setting  $\overline{\text{OE}}$  low enables all of the high-speed signal paths. Setting  $\overline{\text{OE}}$  high disables all high-speed links and disconnects the internal biasing supply and brings the device to the low-power state. In the low-power state, however, the DDC and HPD ports are still functioning.

#### **Display Data Channel (DDC)**

The MAX9406 allows the translation between 5V and 3V of the lower speed DDC lines. Whenever one side is pulled to GND, the other side follows and vice versa. DDC\_EN controls the gating to the DDC link. Setting DDC\_EN high enables data to pass through the DDC, while setting DDC\_EN low disables the DDC link.

#### **Hot-Plug Detection (HPD)**

The MAX9406 translates the HPD 5V logic into 3V logic.

### **Applications Information**

#### **DVI/HDMI** Driver

The MAX9406 can be used as the driver for the HDMI signal on the motherboard. The MAX9406 CML output provides a > 400mV differential HDMI output and supports 3.3V pullup at the differential outputs. The level shifter boosts the differential signal from the graphics chip to the HDMI connector, located on the edge of the motherboard.

#### High-Speed Signal Line Enable/Disable

The MAX9406 allows use of the DDC lines independent of the state of the high-speed signal lines and the  $\overline{OE}$  pin. This allows communication through DDC without any high-speed signals.

#### **Output Termination**

Terminate CML outputs through  $50\Omega$  to  $V_{CC}$  or use an equivalent Thevinin termination. Terminate both outputs and use identical terminations on each for the lowest output-to-output skew.

#### **Power-Supply Bypassing**

Adequate power-supply bypassing is necessary to maximize the performance and noise immunity. Bypass V<sub>CC</sub> to GND with high-frequency surface-mount  $0.01\mu$ F ceramic capacitors as close to the device as possible. Use multiple bypass vias for connection to minimize inductance.

#### **Printed-Circuit Board (PCB) Traces**

Input and output trace characteristics affect the performance of the MAX9406. Connect each of the inputs and outputs to a 50 $\Omega$  characteristic impedance trace. Avoid discontinuities in differential impedance and maximize common-mode noise immunity by maintaining the distance between differential traces, avoiding sharp corners. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50 $\Omega$  characteristic impedance through connectors and across cables. Minimize skew by matching the electrical length of the traces.

#### **Exposed Paddle**

The thin QFN packages used for the MAX9406 have exposed paddles on the bottom. Connect the exposed paddle to ground using a landing pad large enough to accommodate the entire exposed paddle. Add vias from the exposed paddle's land area to a copper polygon on the other side of the PCB to provide lower thermal impedance from the MAX9406 to the ambient air.


### Chip Information

PROCESS: BiPolar



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



**MAX9406** 


## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

					COM	IMON D	IMENSI	ONS										EXP05	ed pa	d varv	TIONS			
							CUSTOM PKG. (T4877-1)								PKG. DEPOPULA CODES LEADS	DEPOPULATED	TED D2 MIN. NOM. MAX.				E2	JEDEC MO220		
PKG	;	32L 7x	7	44L 7x7			48L 7x7			48L 7x7			56L 7x7						MAX. 4.85	MIN.	NOM.	MAX.	REV. C	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	13277-3	-			4.85				
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T4477-2	-							WKKD-1
A1	0		0.05		0.02			0.02			0.02			-	0.05	T4477-3	-			4.85				WKKD-1
A2		).20 R			).20 R			).20 R		-	.20 R			.20 R		T4877-1**	13,24,37,48	4.20	4.30	4.40	4.20	4.30	4.40	-
b					0.25											T4877-3	-	4.95	5.10	5.25	4.95	5.10	5.25	-
D					7.00											T4877-4	-	5.40	5.50	5.60	5.40	5.50	5.60	-
E		1			7.00											T4877-5	-	2.40	2.50	2.60	2.40	2.50	2.60	-
e		.65 B			).50 B			).50 B			.50 B			.40 B		T4877-6	-			5.60				-
k	0.25	-	-	0.25	_	_	0.25	_	_	0.25	_	-	0.25	_	-	T4877-7	-			5.25				-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.30	0.40	0.50	T4877M-1	-			5.60				-
N		32			44			48			44			56		T4877M-6	-			5.60				-
ND		8			11			12			10					T4877MN-	8 –			5.60				-
NE		8			11			12			12			14		T4877N-8	-			5.60				-
																T5677-1 T5677MN-	-			5.60 5.60				-
																T5677-2	<u>' </u>			5.60				_
2. 3. 4. 6. 7.	SPP- THE DIMEN 0.25 ND A DEPO COPL	DIMENS THE T TERMIN -012. ZONE VSION MM MM ND NE PULAT ANARI	SIONS FOTAL DET/ INDIC b API AND ( E REFI TION IS TY AF	ARE I NUME 1 IDEN AILS O ATED. PLIES 0.30 n ER TO S POS PLIES	IN MIL BER OF ITIFIER THE TO MI NM FR THE SIBLE TO T	LIMETI F TERI MINAL TERMII ETALLI ROM T NUMB IN A HE EX	ERS. / MINAL: TERM . #1 IE NAL # ZED 1 ERMIN ER OF SYMM (POSEI	ANGLE S. JENTIF DENTIF 1 IDEN ERMIN AL TIF TERM ETRIC D HEA	s are numbi Ter a ntifief ial ai p. Minals al fa it sin	E IN D ERING RE OF R MAY ND IS S ON SHION K SLU	CONV PTIONA BE E MEAS EACH	ES. /ENTIC AL, BU EITHER SURED D AN WELL	DETW BETW DES	ST BE OLD O EEN IDE R HE TE	ESPECI	TI I TO JESD 9 ED WITHIN KED FEATURE IVELY.								
10. <u>/11.</u> 12.	DRAW T487 WARP MARKI NUMB ALL D	7-1/- PAGE S ING IS ER OF	-3/ SHALL FOR	4/-5/ NOT PACK	/-6 & EXCEE AGE 0 OWN /	: T567 2D 0.1 RIENT	77—1. 0 mm ATION OR RE	REFE	RENCE	E ONL NLY.	Y.				OF		TITLE: PA	CKA( 44,	εo	UTLII	NE, . THI	NQ	FN,	7x7x0.75

### **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

COMMON DIMENSIONS PKG. 16L 5x5 20L 5x5 28L 5x5 32L 5x5 40L 5x5																	EXE	POSED	PAD \	ARIAT	IONS	
				20L 5x5 28L 5x5 32L 5x5 40L 5x5 IN. NDM. MAX. MIN. NDM. MAX. MIN. NDM. MAX. MIN. NDM. MAX.										PKG.		D2	E2					
SYMBOL	MIN. NOM	. MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70 0.75	i 0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		T1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0 0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T1655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2	0.20 R	_		20 RE			20 RE			20 RE			20 RE	<u> </u>		T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
	0.25 0.30															T2055-3	3.00	3.10	3.20	3.00	3.10	3.20
D	4.90 5.00															T2055-4	3.00	3.10	3.20	3.00	3.10	3.20
	4.90 5.00				-											T2055-5	3.15	3.25	3.35	3.15	3.25	3.35
e .	0.80	1		65 B			50 BS			50 BS			40 B	<u>sc.</u>		T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35
	0.25 -		0.25		-	0.25			0.25		-	0.25		<u> </u>		T2855-3	3.15	3.25	3.35	3.15	3.25	3.35
N	16	10.50	0.40	20	0.65	0.40	28	0.63	0.30	32	0.50	0.30	40	10.30		T2055-4	2.60	2.70	2.80	2.60	2,70	2.80
ND	16			5			7			8			10			T2855-5	2.60	2.70	2.80	2.60	2.70	2.80
NE	4			5			7			8			10			T2955-6	3.15	3.25	3.35	3.15	3.25	3.35
JEDEC	VHH	}	1	HHC		<u>۱</u>	HHD-	1	V	VHHD-2						T2855-7	2.60	2.70	2.80	2.60	2.70	2.80
																T2855-8	3.15	3.25	3.35	3.15	3,25	3.35
																T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
NOTES:	ENSIONIN			ANCT						4 5 4						T3255-3	3.00	3.10	3.20	3.00	3.10	3.20
																T3255-4	3.00	3.10	3.20	3.00	3.10	3.20
	S THE T								HINE	TIA DE		L3,				T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20
	TERMIN							AL N	UMBE	RING		/ENT]	on s	HALL		T3255-5	3.00	3.10	3,20	3.00	3.10	3.20
	FORM TO	JES	95-	1 SP	P-012	2. DE	TAIL	S OF	TER	MINAL	. #1	IDEN	TIFIE	R AR	E	T3255N-1	3.00	3.10	3,20	3.00	3.10	3.20
OP1	rional, 1	UT M	UST E	ELC	JCATE	ID VI	THIN	THE	ZONE	e ind	ICAT	ED, T	HE T	ERMI	NAL #1	T4055-1	3.40	3.50	3.60	3.40	3.50	3.60
~	NTIFIER															T4055-2	3,40	3.50	3.60	3,40	3.50	3.60
	IENSION I 5 mm AN]							MINA	L AN	D IS	MEA	SURE 1	) BE.	TVEE	N	T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60
ND 7. DEF 9. DR 9. DR 11. NUM 11. NUM	AND NE POPULATI PLANARIT AWING CC 355-3, T RPAGE SI RKING IS 1BER OF	REFEF DN IS Y APF NFOR 2855- 1ALL FOR LEAD RLINE	rto Poss Lies 15 to 6, t4 Not e Packa S Sho S to	THE SIBLE TD 1 JED 055- SXCEE AGE 0 IWN 4 BE 0	NUMB THE E DEC M 1 ANI ED 0.1 DRIEN ARE F AT TI	er o A syn XPOS 10220 D T40 10 mm 17ATII TOR F RUE f	F TEI Mmetr Sed H , Exc J55-2 , DN Re Refer Posit	EAT EPT FERE ENCE	. Fas Sink Expo Ence : Onl As Di	HIDN. SLUC ISED F DNLY Y. EFINE	j AS Pad	VELI Dimen	l as Ngion	THE I FOR	RESPECTIVELY. TERMINALS. SIDN 'e', ±0.05.	TITLE: PAC	CKAGE	OUT 32,40	LINE	,	FN, 5	

iormation MAX9406

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_\_\_

© 2007 Maxim Integrated Products

\_\_\_\_\_ 11

Downloaded from Arrow.com.