SN54279, SN54LS279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES

SDLS093 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The '279 offers 4 basic $\overline{S} \cdot \overline{R}$ flip-flop latches in one 16-pin, 300-mil package. Under conventional operation, the $\overline{S} \cdot \overline{R}$ inputs are normally held high. When the \overline{S} input is pulsed low, the Q output will be set high. When \overline{R} is pulsed low, the Q output will be reset low. Normally, the $\overline{S} \cdot \overline{R}$ inputs should not be taken low simultaneously. The Q output will be unpredictable in this condition.

FUNCTION TABLE (each latch)

INP	UTS	OUTPUT
St.	R	٩
н	Н	Q 0
L	н	н
н	L	L
L	L	H‡

H = high level L = low level

[†]For latches with double S inputs:

 Ω_0 = the level of Ω before the indicated input conditions were established.


 ‡ This configuration is nonstable: that is, it may not persist when the \overline{S} and \overline{R} inputs return to their inactive (high) level.


 $H = both \overline{S}$ inputs high


 $L = one or both \overline{S}$ inputs low

logic diagram (positive logic)











(TOP VIEW)


	ſ	U_{16}	þ	Vcc
151 [2	15		4 S
1S2 [3	14		4R
10 [4	13		4Q
2R [5	12		352
2 <u>5</u> [6	11		351
20 [7	10		3 R
GND [8	9		3Q

SN54LS279A . . . FK PACKAGE (TOP VIEW)





logic symbol§



[§]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54279, SN5<u>4LS</u>279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES

SDLS093 – DECEMBER 1983 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7V
Input voltage: '279	5.5 V
' LS279A	7 V
Operating free-air temperature range: SN54' TYPES	. – 55°C to 125°C
SN74' TYPES	0° C to 70° C
Storage temperature range	-65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54279, SN54LS279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES

SDLS093 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			SN5427	9		9	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2		· · · · ·	V
VIL	Low-level input voltage			0.8			0.8	V
юн	High-level output current			- 0.8			- 0.8	mA
IOL	Low-level output current			16			16	mA
tw	Pulse duration, low	20			20			ns
ΤA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	nount		SN5427	'9				
FANAMEICN		TEST CONDIT	IUNS ·	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = - 12 mA				- 1.5			- 1.5	V
Voн	V _{CC} = MIN,	V _{IL} = 0.8 V,	I _{OH} = - 0.8 mA	2.4	3.4		2.4	3.4		V
VOL	$V_{CC} = MIN,$	V _{1H} = 2 V,	1 _{0L} = 16 mA		0.2	0.4		0.2	0.4	V
1	V _{CC} = MAX,	V _I = 5.5 V				1	1		1	mA
Чн	V _{CC} = MAX,	V1 = 2.4 V				40			40	μA
ΠL	V _{CC} = MAX,	Vi = 0.4 V				- 1.6			- 1.6	mA
IOS\$	V _{CC} = MAX	······		- 18		- 55	- 18		- 57	mΑ
1CC	V _{CC} = MAX,	See Note 2			18	30		18	30	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

\$ Ali typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

So t more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all R inputs grounded, all S inputs at 4.5 V, and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	ITIONS	MIN TYP	МАХ	UNIT
^t PLH	5	0			12	22	ns
^t PHL	5	ŭ	R _L = 400 Ω,	$C_{1} = 15 pF$	9	15	113
^t PHL	Ŕ	Q			15	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54279, SN5<u>4LS</u>279A, SN74279, SN74LS279A QUADRUPLE S-R LATCHES

SDLS093 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		St	154LS2	79A	SN	74LS27	79A	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4,75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
юн	High-level output current			0.4			- 0.4	mA
IOL	Low-level output current			4			8	mA
tw	Pulse duration, low	20			20	<u></u> .		ns
Τ _Α	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS [†]					SN	UNIT		
PARAMETER		TEST CONDIT	IUNS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	lj = - 18 mA				- 1.5			- 1.5	V
Voн	V _{CC} = MIN,	VIL = MAX,	IOH = 0.4 mA	2.5	3.4		2.7	3.4		V
N.s.	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 8 mA					0.25	0.5	v
4	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μA
ΙιL	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.2			- 0.2	mA
IOS §	V _{CC} = MAX	<u> </u>		- 20		- 100	- 20		- 100	mA
1cc	V _{CC} = MAX,	See note 2			3.8	7		3.8	7	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should be less than one second.

NOTE 2: I_{CC} is measured with all R inputs grounded, all S inputs at 4.5 V, and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	MAX	UNIT
^t PLH	-	0				12	22	ns
^t PHL	3	ŭ	$R_L = 2 k\Omega$,	CL = 15 pF		13	21	113
^t PHL	Ř	Q	_			15	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
76018012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	76018012A SNJ54LS 279AFK	Samples
7601801EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801EA SNJ54LS279AJ	Samples
7601801EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801EA SNJ54LS279AJ	Samples
7601801FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801FA SNJ54LS279AW	Samples
7601801FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801FA SNJ54LS279AW	Samples
SN54LS279AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS279AJ	Samples
SN54LS279AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS279AJ	Samples
SN74LS279AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279ADE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279ADE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS279A	Samples
SN74LS279AN	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS279AN	Samples
SN74LS279AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS279AN	Samples
SN74LS279ANE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS279AN	Samples
SN74LS279ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS279AN	Samples
SN74LS279ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS279A	Samples

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS279ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS279A	Samples
SNJ54LS279AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	76018012A SNJ54LS 279AFK	Samples
SNJ54LS279AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	76018012A SNJ54LS 279AFK	Samples
SNJ54LS279AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801EA SNJ54LS279AJ	Samples
SNJ54LS279AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801EA SNJ54LS279AJ	Samples
SNJ54LS279AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801FA SNJ54LS279AW	Samples
SNJ54LS279AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7601801FA SNJ54LS279AW	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS279A, SN74LS279A :

- Catalog : SN74LS279A
- Military : SN54LS279A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS279ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS279ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS279ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS279ANSR	SO	NS	16	2000	853.0	449.0	35.0



www.ti.com

TUBE



- 6) -	Aligili	nent	yruu	ve	wiuu	l

*All dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
76018012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74LS279AD	D	SOIC	16	40	507	8	3940	4.32
SN74LS279ADE4	D	SOIC	16	40	507	8	3940	4.32
SN74LS279AN	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74LS279AN	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74LS279ANE4	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74LS279ANE4	Ν	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS279AFK	FK	LCCC	20	1	506.98	12.06	2030	NA

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated