TOSHIBA, ELECTRONIC O2 D 9097247 0016986 1
9097247 TOSHIBA, ELECTRONIC 02E 16986 D
3097247 TA7270P
T-74-05-01
5.8W DUAL AUDIO POWER AMPLIFIER.
19W BTL AUDIO POWER AMPLIFIER.
7.6±0.3 R1.8
The TA7270P/TA7271P are dual audio power amplifier
for consumer applications. It is designed for
high power, low distortion and low noise.
It also contains various kind of protectors. It is suitable for car-audio power amplifier 1.1 ± 0.2 2.0 ± 0.3 2.0 ± 0.3
with high performance.
• Two Kinds of Pin Configulation are Available:
Normal (TA7270P) and Reverse (TA7271P) for
Easier Layout Design of PC-board when Used $restartion = 1$ and $restar$
in BTL-Stereo Application.
• Operating Supply Voltage Range:
• Operating Supply voltage angle. V_{CC} (opr)=9 $\sim 18V$
Weight : 4.04g (TYP.)
• High Power
$V_{CC}=13.2V$, f=1kHz, RL=4 Ω
$\begin{array}{c c} 19W (Typ.) & THD=10\% \\ \hline BTL & 17V (True) & THD=1\% \end{array}$
ISW (IVP.) IND-1%
• Low Distortion
$V_{CC}=13.2V$, f=1kHz, RL=4 Ω
BTL 0.03% (Typ.) POUT=4W, GV=40dB
DUAL 0.06% (Typ.) POUT=1W, GV=52dB
• Low Noise
$V_{CC}=13.2V, R_{L}=4\Omega$
BTL 0.14mVrms (Typ.) G _V =40dB, R _g =0, DIN NOISE: DIN 45405
DUAL 0.7 mVrms (Typ.) GV=52dB, Rg=10k Ω , BW=20Hz \sim 20kHz
• Protector: Thermal Shut Down, Over Voltage Protection.
BTL-OCL DC Short Protection.
and the second
-143-

TOSHIBA, ELECTRONIC D2 D 9097247 0016987 3

9097247 TOSHIBA. ELECTRONIC

02E 16987

T-74-05-01

D

MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT]
Peak Supply Voltage (0.2 sec)	V _{CC} surge	45	v	1
DC Supply Voltage	VCC DC	25 .	v	
Operating Supply Voltage	VCC opr	18	v	
Output Current (peak)	IO(peak)	4.5	A	
Power Dissipation	PD .	25	W	1
Operating Temperature	Topr	-30~75	°c	1
Storage Temperature	Tstg	-55~150	°c	1


ELECTRICAL CHARACTERISTICS


(Unless otherwise specified, V_{CC}=13.2V, $R_L=4\Omega$, $R_g=600\Omega$, f=1kHz, Ta=25°C)


	CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Qui	escent Current	ICCQ	2	V _{IN} =0	-	80	145	mA
-	Output Power	POUT(1)	1	THD=10%	16	19	-	W
MODE		POUT(2)	1	THD=1%	12	15	-	W
	Total Harmonic Distortion	THD(1)	1	POUT=4W, GV=40dB	-	0.03	0.25	%
NOI	Output Offset Voltage	VOFF	1	VIN=0	-	0	0.35	v
ECT	Voltage Gain	GV(1)	1	V _{OUT} =0dBm	-	40	-	dB
BTL CONNECTION	Output Noise Voltage	V _{NO(1)}	1	Rg=0 DIN45405 Noise Filter	-	0.14	-	mVrms
BŢ	Ripple Rejection Ratio	R.R(1)	1	f _{ripple} =100Hz V _{ripple} =0dBm	-	-52	-40	dB
	Output Power	POUT(3)	2	THD=10%	5	5.8	1	W
	Total Harmonic Distortion	THD(2)	2	POUT=1W	-	0.06	0.30	%
	Voltage Gain	GV(2)	2	VOUT=OdBm	50	52	54	dB
	Voltage Gain Ratio	∕dGV	2	VOUT=OdBm	-1	0	1	dB
L MODE	Output Noise Voltage	V _{NO(2)}	2	$R_g=10k\Omega$ BW=20Hz ~ 20kHz	-	0.7	1.5	mV _{rms}
DUAL	Ripple Rejection Ratio	R.R(2)	2	fripple=100Hz Vripple=0dBm	-	-52	-40	dB
	Cross Talk	C.T	2	V _{OUT} =0dBm		-57	-	dB
	Input Resistance	RIN	2	f=1kHz	-	33	-	kΩ

-144---


TOSHIBA















90972	A7 TOSHIBA. ELECTRONIC 02E 16992 D
	TA7270P
	TA7271P
	T-74-05-01
	PRECAUTION AT PRINT BOARD DESIGN
(1)	Print Pattern board should be designed in consideration of stability for parastic oscillation.
	The following parts-layout is recommended.
	1st. Capacitors C6 and C $_{10}$ are spaced most close to the output pin.
	2nd. Capacitor C7 or C8 is spaced close to the output pin next to C6 and
	C10. 3rd. Capacitor C9 is spaced close to it next to C7 and C8.
	4th. Capacitor C11 is spaced close to it next to C9.
(2)	Input line (pin \ref{b}) and PW-GND line (pin \textcircled{D}) should not be spaced in parallel.
	In the paralled layout, output current signal in PW-GND line is bed back to
	input line by electromagnetic coupling. Then it deteriorates the total harmonic distortion, especially at high audio frequency region.
(3)	
(-)	ondestrable commuting of capacitors deteriorates pop noise of fills.
	Capacitors C2, C4 and C5 should be terminated to Pre-GND (pin $$).
	Capacitors C2, C4 and C5 should be terminated to Pre-GND (pin $\textcircled{0}$). Capacitors C7, C11, and C14 should be terminated to PW-GND (pin $\textcircled{0}$).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{D}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).
(4)	Capacitors C7, C11, and C14 should be terminated to PW-GND (pin \textcircled{O}).











This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.