High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

General Description

In the DARWIN family, the MAX32672 is an ultra-lowpower, cost-effective, highly integrated, and highly reliable 32-bit microcontroller enabling designs with complex sensor processing without compromising battery life. It combines a flexible and versatile power management unit with the powerful Arm[®] Cortex[®]-M4 processor with a floatingpoint unit (FPU). The MAX32672 also offers legacy designs an easy and cost-optimal upgrade path from 8- or 16-bit microcontrollers.

The device integrates 1MB of Flash and 160KB-200KB of SRAM to accommodate application and sensor code. Error Correction Coding (ECC), capable of single error correction and double error detection (SEC-DED), is implemented on the entire Flash, RAM, and cache to ensure extremely reliable code execution even in the harshest of environments. Brownout detection ensures proper operation during power-down and power-up events and unexpected supply transients. The Flash is organized into two equal-size physical banks to allow execute-while-write and facilitate "live upgrades."

Multiple high-speed peripherals such as 3.4MHz I²C, 50MHz SPI, and UART are included to maximize communication bandwidth. In addition, a low-power UART (LPUART) is available for operation in the lowest power sleep modes to facilitate wake-up activity without any loss of data. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare, and pulse-width modulation (PWM) generation, even in the lowest power sleep modes. An Incremental/Quadrature Encoder Interface with multiple diagnostics is included specifically for motor control applications. A 1MSPS 12-ch 12-bit successive approximation register (SAR) analog-to-digital converter (ADC) is integrated for the digitization of analog sensor signals or other analog measurements. Two low-power comparators, available in all low-power modes, allow energy-efficient monitoring and wake-up on external analog signals. The device packs all this capability in a tiny form factor: 5x5mm 40-pin TQFN-EP.

Applications

- Motion/Motor Control, Industrial Sensors
- Optical Communication Modules, Secure Radio Modem Controller
- Battery-Powered Medical Devices

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CoreMark is a registered trademark of EEMBC.


Benefits and Features

- High-Efficiency Microcontroller for Low-Power High-Reliability Devices
 - Arm Cortex-M4 Processor with FPU Up To 100MHz
 - 1MB Dual Bank Flash with Error Correction
 - 200KB SRAM (160KB with ECC Enabled), Optionally Preserved in Lowest Power Modes
 - EEPROM Emulation on Flash
 - 16KB Unified Cache with ECC
 - Resource Protection Unit (RPU) and Memory Protection Unit (MPU)
 - Dual or Single-Supply Operation, 1.7V to 3.6V
 - Wide Operating Temperature: -40°C to +105°C
- Flexible Clocking Schemes
 - Internal High-Speed 100MHz Oscillator
 - Internal Low Power 7.3728MHz and Ultra-Low-Power 80kHz Oscillators
 - 16MHz–32MHz Oscillator, 32.768kHz Oscillator (External Crystal Required)
 - External Clock Input for CPU, LPUART, LPTIMER
- Power Management Maximizes Uptime for Battery Applications
 - 53.2µA/MHz ACTIVE at 0.9V Up to 12MHz (Coremark™)
 - 61.5µA/MHz ACTIVE at 1.1V Up to 100MHz
 - 2.94µA Full Memory Retention Power in BACKUP Mode at V_{DD} = 1.8V
 - 350nA Ultra-Low-Power RTC at V_{DD} = 1.8V
 - Wake from LPUART or LPTMR
- Optimal Peripheral Mix Provides Platform Scalability
 - Up to 28 General-Purpose I/O Pins
 - Up to Two SPI Master/Slave (Up to 50Mbps)
 - Up to Three 4-Wire UART
 - Up to Three I²C Master/Slave 3.4Mbps High Speed
 - Up To Four 32-Bit Timers (TMR)
 - Up to Two Low-Power 32-Bit Timers (LPTMR)
 - One I²S Master/Slave for Digital Audio Interface
 - One 12-Ch, 12-Bit 1MSPS SAR ADC w/ On-Die Temperature Sensor
- Security and Integrity
 - Available Elliptic Curve Digital Signature Algorithm (ECDSA)-Based Cryptographic Secure Bootloader in ROM
 - Secure Loader Interface over UART
 - AES 128/192/256 Hardware Acceleration Engine
 - TRNG Compliant to SP800-90B



High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Simplified Block Diagram



High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

TABLE OF CONTENTS

General Description
Applications
Benefits and Features
Simplified Block Diagram
Absolute Maximum Ratings
Package Information
40 TQFN-EP
Electrical Characteristics
Electrical Characteristics—SPI
Electrical Characteristics—I ² C
Electrical Characteristics—I ² S Slave
Electrical Characteristics—Quadrature Decoder
Pin Configuration
40 TQFN
Pin Description
Detailed Description
MAX32672
Arm Cortex-M4 Processor with FPU Engine 48
Memory
Internal Flash Memory
Internal SRAM
Clocking Scheme
General-Purpose I/O and Special Function Pins 49
Standard DMA Controller
Power Management
Power Management Unit
ACTIVE Mode
SLEEP Mode
DEEPSLEEP Mode
BACKUP Mode
STORAGE Mode
Real-Time Clock
Windowed Watchdog Timer 51
32-Bit Timer/Counter/PWM (TMR, LPTMR) 52
Serial Peripherals
I ² C Interface
Serial Peripheral Interface
I ² S Interface
UART

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

TABLE OF CONTENTS (CONTINUED)

Quadrature Decoder	5
Analog-to-Digital Converter	5
Security	5
AES	5
True Random Number Generator	5
CRC Module	5
Root of Trust	6
Secure Communications Protocol Bootloader (SCPBL) 5	6
Secure Boot	6
Debug and Development Interface	6
Applications Information	7
Bypass Capacitors	7
Bootloader Activation	7
Ordering Information	7
Revision History	8

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

LIST OF FIGURES

Figure 1. SPI Master Mode Timing Diagram	40
Figure 2. SPI Slave Mode Timing Diagram	40
Figure 3. I ² C Timing Diagram	41
Figure 4. I ² S Timing Diagram	41
Figure 5. Quadrature Decoder Timing Diagram	42
Figure 6. Clocking Scheme	49

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

LIST OF TABLES

Table 1. BACKUP Mode RAM Retention	51
Table 2. Timer Configuration Options	52
Table 3. SPI Configuration Options	53
Table 4. UART Configuration Options.	54
Table 5. Bootloader Activation Summary	57

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Absolute Maximum Ratings

V _{CORE} , HFXIN, HFXOUT	0.3V to +1.21V
V _{DD} , V _{DDA}	0.3V to +3.63V
V _{REF}	-0.3V to V _{DDA} + 0.3V
32KIN, 32KOUT	0.3V to V _{DD} + 0.3V
RSTN, GPIO	0.3V to V _{DD} + 0.3V
Total Current into All GPIO Combined (sink	() 100mA
V _{SS}	100mA
Output Current (sink) by Any GPIO Pin	25mA

Output Cu	Output Current (source) by Any GPIO Pin25mA										
					0 TQFN-EP (mi						
board)	TA	=	+70°C	(derate	35.7mW/°C	above					
+70°C)						.10mW					
Operating Temperature Range40°C to +105°C											
					65°C to						
Soldering	Temp	eratu	re (reflow)	······································	+260°C					

Note: (No device pins can exceed 3.63V. All voltages with respect to V_{SS}, unless otherwise noted.)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

40 TQFN-EP

Package Code	T4055+1
Outline Number	<u>21-0140</u>
Land Pattern Number	<u>90-0016</u>
Thermal Resistance, Single-Layer Board:	
Junction to Ambient (θ_{JA})	45°C/W
Junction to Case (θ_{JC})	2°C/W
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	28°C/W
Junction to Case (θ_{JC})	2°C/W

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS							
POWER / BOTH SINGLE	-SUPPLY OPER	ATION AND DUAL	-SUPPLY OPERATION											
Supply Voltage	V _{DD}			1.71	1.8	3.63	V							
Supply Voltage, Core			OVR = [00]	0.855	0.9	0.945								
	V _{CORE}	Dual-supply operation								OVR = [01]	0.95	1.0	1.05	V
			Default OVR = [10]	1.045	1.1	1.155	1							
		No power supply connection for single supply operation			_									
Supply Voltage, Analog	V _{DDA}	V _{DDA} must be co	nnected to V _{DD}	1.71		3.63	V							
		Monitors V _{DD}		1.58		1.71								
Power-Fail Reset Voltage	V _{RST}	Monitors V _{CORE} operation	during dual-supply	0.74		0.845	V							

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Dever On Deset		Monitors V _{DD}		1.4		
Power-On Reset Voltage	V _{POR}	Monitors V _{CORE} during dual-supply operation		0.6		V

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN 1	TYP MAX	UNITS
POWER / SINGLE-SUPP	LY OPERATION	I (V _{DD} ONLY); f _{SYS_O}	_{SC} = IPO			
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 100MHz	6	32.9	
V _{DD} Current ACTIVE Mode		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz	6	64.9	
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz	6	62.4	
	DD_DACTS mode, executing Coremark, ECC disabled, inputs tied to V _{SS} or V _{DI} outputs source/sir 0mA Dynamic, IPO enabled, total	enabled, total	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 100MHz	6	31.4	
		pin, $V_{DD} = 1.8V$, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [01], Internal regulator set to 1.0V, ^f SYS_CLK(MAX) = 50MHz		63	µA/MHz
			OVR = [00], internal regulator set to 0.9V, f _{SYS} CLK(MAX) = 12MHz	6	60.9	
			OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK} (MAX) = 100MHz	5	51.6	
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz	Ę	52.1	
	disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f _{SYS} CLK(MAX) = 12MHz	5	50.8		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS} CLK(MAX) = 100MHz		49.8		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		50.4		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		49.2		
		Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz	OVR = [10], internal regulator set to 1.1V		900		
			OVR = [01], internal regulator set to 1.0V		751		-
	IDD_FACTS	execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		618		
		Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		873		μA
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC	OVR = [01], internal regulator set to 1.0V		729		
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		594		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V _{DD} Current SLEEP Mode		Dynamic, IPO enabled, total current into V _{DD} OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz	internal regulator set to 1.1V,		36.6		
		pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		38.3		_
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		38.7		-
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 100MHz		36.5		
	I _{DD_DSLPS}	pin, V_{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		37.9		µA/MHz
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		38.7		
	enabled, total	Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		12.5		_
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		11.6		_
	tied to V _{SS} or V _{DD}	outputs source/sink	OVR = [00], internal regulator set to 0.9V, ^f SYS_CLK(MAX) = 12MHz		12.9		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS} CLK(MAX) = 100MHz		12.7		
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		12		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		14.9		
-		Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		900		
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V		751		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		618		
	IDD_FSLPS	Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		873		- μΑ
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V		729		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		594		
SLEEP Mode Resume Time	tSLP_ONS	f _{SYS_OSC} = IPO			0.1		μs
DEEPSLEEP Mode	tool one	f _{SYS OSC} = IPO	fast_wk_en = 1		74		us
Resume Time	^t DSL_ONS	1315_050 - 11 O	fast_wk_en = 0		210		
BACKUP Mode Resume Time	^t вки_оns	f _{SYS_OSC} = IPO, inc initialization and ROI			1.08		ms
STORAGE Mode Resume Time	tsto_ons	f _{SYS_OSC} = IPO, inc initialization and ROI	ludes system M execution time		1.08		ms

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / SINGLE-SUPF	LY OPERATION	(V _{DD} ONLY); f _{SYS_O}	_{SC} = IBRO				
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		78		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		78		_
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		71		_
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		74.6		_
V _{DD} Current ACTIVE Mode	IDD_DACTS	pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], Internal regulator set to 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		74.4		μA/MHz
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		67.6		
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz		67.5		
	pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		66.7			
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		60.6		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		63.7		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		62.4		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		57.1		
		Fixed, IBRO enabled, total current into V_{DD} pin, $V_{DD} = 3.3V$, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], internal regulator set to 1.1V		423		
			OVR = [01], internal regulator set to 1.0V		357		-
			OVR = [00], internal regulator set to 0.9V		298		
	IDD_FACTS	Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		376		μA
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode 0MHz	OVR = [01], internal regulator set to 1.0V		334		
		execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		276		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		51.8		
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		52		
	inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		48.2			
	Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		51.4			
V _{DD} Current SLEEP Mode	IDD_DSLPS	pin, $V_{DD} = 1.8V$, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		50.4	μA	µA/MHz
			OVR = [00], internal regulator set to 0.9V, f _{SYS_CLK} (MAX) = 7.3728MHz		46.5		
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		27.5		
		current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		26		
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		24.6		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	TIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		26.8		
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		24.4		
		Outputs source/sink ir OmA s fs	OVR = [00], internal regulator set to 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		23		
		Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		423		
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink ir	OVR = [01], internal regulator set to 1.0V		357		
	1		OVR = [00], internal regulator set to 0.9V		298		
	IDD_FSLPS	Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		376		μΑ
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V		334		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		276		
SLEEP Mode Resume Time	^t SLP_ONS	f _{SYS_OSC} = IBRO			1.1		μs
DEEPSLEEP Mode	tool onlo	fovo oco - IBPO	fast_wk_en = 1		182		116
Resume Time	^t DSL_ONS	f _{SYS_OSC} = IBRO	fast_wk_en = 0		319		us
BACKUP Mode Resume Time	t _{BKU_ONS}	f _{SYS_OSC} = IBRO, ir initialization and ROM	cludes system A execution time		1.08		ms
STORAGE Mode Resume Time	tsto_ons	f _{SYS_OSC} = IBRO, ir initialization and ROM	cludes system A execution time		1.08		ms
POWER / SINGLE-SUPP		I (V _{DD} ONLY)					
		Standby state with	V _{DD} = 3.3V		4.4		
V _{DD} Fixed Current, DEEPSLEEP Mode	IDD_FDSLS	full data retention and 200KB SRAM retained	V _{DD} = 1.8V		4.1		μA

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
			0KB SRAM retained, retention regulator disabled		0.4			
V _{DD} Fixed Current, BACKUP Mode			20KB SRAM retained		1.09			
		V _{DD} = 3.3V, RTC disabled	40KB SRAM retained		1.43			
			120KB SRAM retained		2.35			
			200KB SRAM retained		3.26]	
	IDD_FBKUS		0KB SRAM retained, retention regulator disabled		0.138	μ	μA	
			20KB SRAM retained		0.81			
		V _{DD} = 1.8V, RTC disabled	40KB SRAM retained		1.15			
			120KB SRAM retained		2.07			
		200KB SRAM retained		2.97]	
V _{DD} Fixed Current,		V _{DD} = 3.3V			0.397			
STORAGE Mode	IDD_FSTOS	V _{DD} = 1.8V			0.123		μA	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	P MAX	UNITS
POWER / DUAL-SUPPI	Y OPERATION (/ _{DD} AND V _{CORE}); f _{S1}	rs_osc = IPO			
		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, ^f SYS_CLK(MAX) = 100MHz	61.5	5	
I _{CORE.}		pin, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz	63.1	1	
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz	53.2	53.2	
	Dynamic, IPO enabled, total current into Voop		OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	50.3	3	– μA/MHz
V _{CORE} Current, ACTIVE Mode		pin, CPU in ACTIVE mode, executing While(1), ECC disabled,	OVR = [01], V _{CORE} = 1.0V, ^f SYS_CLK(MAX) = 50MHz	50.8	5	
		inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz	54		
ICORE_FACTD		Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V	497	,	
		current into V _{CORE} pin, CPU in ACTIVE mode	OVR = [01], V _{CORE} = 1.0V	335	5	
	$\begin{array}{l} \text{ACTIVE Indee} \\ \text{OMHz execution,} \\ \text{ECC disabled,} \\ \text{inputs tied to } V_{\text{SS}} \\ \text{or } V_{\text{DD}}, \text{outputs} \\ \text{source/sink 0mA} \end{array}$	OVR = [00], V _{CORE} = 0.9V	187	,	μA	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS										
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.005												
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing Coremark, ECC	OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.004												
V _{DD} Current, ACTIVE		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.001												
	enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.003													
	pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing Coremark, ECC	OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.0015		1											
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.001		μA/MHz										
Mode	IDD_DACTD	Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	enabled, total current into V _{DD}	enabled, total current into V _{DD}	enabled, total	enabled, total	enabled, total current into V _{DD}	enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.005		μΑλινίης				
			OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.004												
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.001												
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.003												
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing	OVR = [01], f _{SYS} CLK(MAX) = 50MHz		0.0015												
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	$\begin{array}{c} \text{(i), ECC} \\ \text{d, inputs} \\ \text{Vss or VDD,} \\ \text{feve circ(MAX)} = \end{array}$	0.001													

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
		enabled, total	OVR = [10], V _{CORE} = 1.1V		420				
		current into V _{DD} pin, V _{DD} = 3.3V, CPU in ACTIVE	OVR = [01], V _{CORE} = 1.0V		420				
		mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA Fixed, IPO enabled, total current into V _{DD} or 0 0 0	mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [00], V _{CORE} = 0.9V		420		
	DD_FACTD		OVR = [10], V _{CORE} = 1.1V		400		μA		
			OVR = [01], V _{CORE} = 1.0V		400				
		mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V		400				

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		35.8		
V _{CORE} Current, SLEEP		pin, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		36.9		
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz		31.4		· µA/MHz
	Dynamic, IPO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		12			
Mode		pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [01], V _{CORE} = 1.0V, f _{SYS} CLK(MAX) = 50MHz		11		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz		9		
		Fixed, IPO enabled, total	OVR [10], V _{CORE} = 1.1V		497		
		current into V _{CORE} pin, CPU in SLEEP	OVR [01], V _{CORE} = 1.0V		335		μA
	ICORE_FSLPD	mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR [00], V _{CORE} = 0.9V		187		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	0.001		
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, ^f SYS_CLK(MAX) = 50MHz	0.001		
V _{DD} Current, SLEEP Mode		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz	0.001		- μA/MHz
	'DD_DSLPD	Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	0.001	0.001	
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS} CLK(MAX) = 50MHz	0.001		
		channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, ^f SYS CLK(MAX) ⁼ 12MHz	0.001		
		Fixed, IPO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V	420		
			OVR = [01], V _{CORE} = 1.0V	420		
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V	420		
	IDD_FSLPD	Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V	400		- μΑ
		current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [01], V _{CORE} = 1.0V	400		_
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V	400		
SLEEP Mode Resume Time	t _{SLP_OND}	f _{SYS_OSC} = IPO		0.1		μs
DEEPSLEEP Mode	tool over	fovo oco = IPO	fast_wk_en = 1	37		μs
Resume Time	^t DSL_OND	f _{SYS_OSC} = IPO	fast_wk_en = 0	184		us

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
BACKUP Mode Resume Time	^t BKU_OND	f _{SYS_OSC} = IPO, inc initialization and ROI			1.05		ms
STORAGE Mode Resume Time	^t STO_OND	f _{SYS_OSC} = IPO, inc initialization and ROI	ludes system M execution time		1.05		ms
POWER / DUAL-SUPPLY	OPERATION (/ _{DD} AND V _{CORE}); f _{S1}	rs_osc = IBRO				
		Dynamic, IBRO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz		65.1		
		pin, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], V _{CORE} = 1.0V, fsys_clk(MAX) = 7.3728MHz		65.1		1
ICORE_DACTE		tied to V _{SS} or V _{DD} , outputs source/sink f 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		54.8		
	'CORE_DACTD	Dynamic, IBRO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode, executing While(1), ECC disabled,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		53.1		- μA/MHz
V _{CORE} Current, ACTIVE Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		53.1		
		inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		44.1		-
		Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V		280		
		current into V _{CORE} pin, CPU in ACTIVE mode	OVR = [01], V _{CORE} = 1.0V		235]
	ICORE_FACTD	OMHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V		157		Αμ

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS			
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0054					
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing Coremark, ECC	OVR = [01], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0045					
V _{DD} Current, ACTIVE		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0045					
	enabled, total fe current into V _{DD} 7	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0036						
	pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing Coremark, ECC	OVR = [01], fsys_clk(MAX) = 7.3728MHz		0.0027						
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(MAX) = 7.3728MHz		0.0027		μA/MHz			
Mode	IDD_DACTD	Dynamic, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	enabled, total current into V _{DD}	enabled, total current into V _{DD}	OVR = [10], fsys_clk(MAX) = 7.3728MHz		0.0054		μανινιτε
				OVR = [01], fsys_clk(max) = 7.3728MHz		0.0045				
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(MAX) = 7.3728MHz		0.0045					
	Dynamic, IBRO enabled, total current into V_{DD} pin, $V_{DD} = 1.8V$, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0036						
		OVR = [01], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0027						
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [00], f _{SYS_CLK(MAX)} = 7.3728MHz		0.0027					

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
		enabled, total	enabled, total	OVR = [10], V _{CORE} = 1.1V		131			
		current into V _{DD} pin, V _{DD} = 3.3V, CPU in ACTIVE	OVR = [01], V _{CORE} = 1.0V		131				
		mode 0MHz execution, ECC	execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink OmA Fixed, IBRO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V		131		
	DD_FACTD	enabled, total current into V _{DD}		OVR = [10], V _{CORE} = 1.1V		113		μA	
				pin, $V_{DD} = 1.8V$,	OVR = [01], V _{CORE} = 1.0V		113		
			OVR = [00], V _{CORE} = 0.9V		113				

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.06		
V _{CORE} Current, SLEEP		pin, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.05		
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.036		· µA/MHz
	^I CORE_DSLPD	Dynamic, IBRO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.037 0.027 0.016		_ μ <i>ν</i> νινιτιz
Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz				
			OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz				
		Fixed, IBRO enabled, total	OVR [10], V _{CORE} = 1.1V		280		
	ICORE_FSLPD m di tie	current into V _{CORE} pin, CPU in SLEEP mode, ECC	OVR [01], V _{CORE} = 1.0V		235		μA
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR [00], V _{CORE} = 0.9V		157		μ

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz	0.0123		
V _{DD} Current, SLEEP Mode		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.0116		
		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.0116		
	IDD_DSLPD	Dynamic, IBRO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.0123		- μA/MHz
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.0116		
		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.0116		
		Fixed, IBRO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V	131		
			OVR = [01], V _{CORE} = 1.0V	131		
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V	131		
	IDD_FSLPD	Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V	113		- μΑ
		current into V _{DD} pin, V _{DD} = 1.8V, CPU in SLEEP	OVR = [01], V _{CORE} = 1.0V	113		
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V	113		
SLEEP Mode Resume Time	t _{SLP_OND}	f _{SYS_OSC} = IBRO		1.1		μs
DEEPSLEEP Mode	tool our	f _{SYS_OSC} = IBRO	fast_wk_en = 1	146		μs
Resume Time	^t DSL_OND		fast_wk_en = 0	295		us

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
BACKUP Mode Resume Time	^t BKU_OND	f _{SYS_OSC} = IBRO, includes system initialization and ROM execution time		1.05		ms	
STORAGE Mode Resume Time	^t STO_OND	f _{SYS_OSC} = IBRO, includes system initialization and ROM execution time	1.05			ms	
POWER / DUAL-SUPPLY	OPERATION ((_{DD} AND V _{CORE})					
	ICORE_FDSLP D	V _{DD} = 3.3V, V _{CORE} = 1.1V		11		μΑ	
V _{CORE} Fixed Current,		V _{DD} = 3.3V, V _{CORE} = 0.855V		4.1			
DEEPSLEEP Mode		V _{DD} = 1.8V, V _{CORE} = 1.1V		11			
		V _{DD} = 1.8V, V _{CORE} = 0.855V		4.1			
		V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34			
V _{DD} Fixed Current, DEEPSLEEP Mode		V _{DD} = 3.3V, V _{CORE} = 0.855V	0.34			1	
	^I DD_FDSLPD	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.11		μA	
		V _{DD} = 1.8V, V _{CORE} = 0.855V		0.11			

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS								
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.28										
		0KB SRAM retained, RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.15										
		disabled, retention regulator disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.28										
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.15										
			V _{DD} = 3.3V, V _{CORE} = 1.1V		1.256										
	20KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.52											
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		1.256										
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.52										
		40KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V		2.21										
/ _{CORE} Fixed Current,			V _{DD} = 3.3V, V _{CORE} = 0.855V		0.881]								
BĂCKUP Mode	CORE_FBKUD										V _{DD} = 1.8V, V _{CORE} = 1.1V		2.21		- μΑ
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.881										
			V _{DD} = 3.3V, V _{CORE} = 1.1V		5.23										
		120KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		1.91										
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		5.23										
		V _{DD} = 1.8V, V _{CORE} = 0.855V		1.91											
		V _{DD} = 3.3V, V _{CORE} = 1.1V		8.26											
	200KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		2.94											
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		8.26										
			V _{DD} = 1.8V, V _{CORE} = 0.855V		2.94										

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
		0KB SRAM retained with RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34		
		disabled, retention regulator disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12		-
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12		
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
V _{DD} Fixed Current,	20KB SRAM retained with RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34			
		disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12		
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
		40KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34		μA
BACKUP Mode	DD_FBKUD		V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12		
		120KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
			V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34		
			V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12		
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
		200KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34		
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12]
		V _{DD} = 3.3V, V _{CORE}	= 1.1V		0.284		-
CORE Fixed Current,		V _{DD} = 3.3V, V _{CORE}			0.15		
STORAGE Mode	ICORE_FSTOD	V _{DD} = 1.8V, V _{CORE}	= 1.1V		0.284		- μΑ
		V _{DD} = 1.8V, V _{CORE}	= 0.855V		0.15]

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		V _{DD} = 3.3V; V _{CORE} = 1.1V		0.385		
V _{DD} Fixed Current,		V _{DD} = 3.3V; V _{CORE} = 0.855V		0.385		
STORAGE Mode	IDD_FSTOD	V _{DD} = 1.8V; V _{CORE} = 1.1V		0.128		μA
		V _{DD} = 1.8V; V _{CORE} = 0.855V		0.128		
CLOCKS						
System Clock Frequency	fsys_clk				100	MHz
System Clock Period	^t sys_clk			1/f _{SYS_C} LK		μs
Internal Primary Oscillator (IPO)	f _{IPO}	Default OVR = [10]		100		MHz
External RF Oscillator (ERFO)	ferfo	Required crystal characteristics: $C_L = 12pF$, ESR $\leq 50\Omega$, $C_0 \leq 7pF$, temperature stability ±20ppm, initial tolerance ±20ppm	16		32	MHz
Internal Baud Rate Oscillator (IBRO)	f _{IBRO}			7.3728		MHz
Internal Nano-Ring Oscillator (INRO)	finro	Measured at V _{DD} = 1.8V		70		kHz
External RTC Oscillator (ERTCO)	fertco	32.768kHz watch crystal, $C_L = 6pF$, ESR < $90k\Omega$, $C_0 < 2pF$		32.768		kHz
RTC Operating Current	I _{RTC}	All power modes, RTC enabled		0.35		μA
RTC Power-Up Time	^t RTC_ON			250		ms
External Clock Input	feyr	EXT_CLK1 selected			50	MHz
Frequency	^f EXT_CLK	EXT_CLK2 selected			1	
12-Bit SAR ADC						
Resolution				12		Bits
Effective # of Bits	ENOB	ADC_CLKCTRL.clkdiv = 0bX00. AINx input pkpk = V _{REF} - 10mV		10		Bits
External Reference Voltage	V _{REF}	V _{REF} ≤ V _{DDA}	2.048		V _{DDA}	V
Internal Reference	V _{INT_REF}	MCR_ADC_CFG0.ext_ref = 0, MCR_ADC_CFG0.ref_sel = 0 1.25			v	
Voltage	V _{INT_REF}	MCR_ADC_CFG0.ext_ref = 0, MCR_ADC_CFG0.ref_sel = 1		2.048		
ADC Clock Rate	f ACLK			1		MHz
ADC Clock Period	t _{ACLK}			1/f _{ACLK}		μs

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
			ADC_CLKCTRL.clk div = 0bX00	V _{SSA} + 0.05		V _{REF}		
Input Voltage Range	V _{AIN}	AIN[11:0], ADC_DATA.chan = [11:0]	ADC_CLKCTRL.clk div = 0bX01	V _{SSA} + 0.05		MIN(2*V REF,VDD A)	v	
		[]	ADC_CLKCTRL.clk div = 0bX10	V _{SSA} + 0.05		MIN(2*V _{REF} ,V _{DD} _A)		
Input Impedance	R _{AIN}	ADC_CLKCTRL.clkc	liv = 0bX01		5		kΩ	
input impedance	AIN	ADC_CLKCTRL.clkc	ADC_CLKCTRL.clkdiv = 0bX10		50		1122	
Analog Input	C _{AIN}	Fixed capacitance to	Fixed capacitance to V _{SSA}		2		pF	
Capacitance	CAIN	Dynamically switche	d capacitance		1.2		pF	
Integral Nonlinearity	INL				+/-1.5		LSb	
Differential Nonlinearity	DNL				+/-0.75		LSb	
Offeet Error	Mara	Chopping disabled			±9			
Offset Error	V _{OS}	Chopping enabled			±0.2		LSb	
		re	ADC active, reference buffer enabled,	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		500		
		ADC_CLKCTRL.clk div = 0bX00	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 1, V _{DDA} = 3.3V		788			
ADC Active Current	lue e	ADC active, reference buffer enabled,	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		440			
ADC Active Current	I _{ADC}	ADC_CLKCTRL.clk div = 0bX01	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 1, V _{DDA} = 3.3V		670		μΑ	
		ADC active, reference buffer	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		366			
		enabled, ADC_CLKCTRL.clk div = 0bX10	$\label{eq:mcr_add} \begin{array}{l} MCR_ADC_CFG0.\\ ext_ref = 0,\\ MCR_ADC_CFG0.\\ ref_sel = 1, \ V_DDA = \\ 3.3V \end{array}$		512			

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		ADC_CLKCTRL.clkdiv = 0bX00			1		
ADC Sample Rate	fADC	ADC_CLKCTRL.clkdiv = 0bX01			0.625	MSPS	
		ADC_CLKCTRL.clkdiv = 0bX10			0.125	1	
ADC Setup Time	t _{ADC_SU}	Any power-up of ADC clock or ADC bias to CpuAdcStart			500	μs	
ADC Input Leakage	IADC_LEAK	ADC inactive or channel not selected		0.4		nA	
Bandgap Temperature Coefficient	V _{TEMPCO}	Box method		45		ppm	
COMPARATORS							
Input Offset Voltage	VOFFSET			+/-3		mV	
		AINCOMPHYST[1:0] = 00		22			
la suit l'hustana sia	Ň	AINCOMPHYST[1:0] = 01		50			
Input Hysteresis	V _{HYST}	AINCOMPHYST[1:0] = 10		2		mV	
		AINCOMPHYST[1:0] = 11		7			
Input Voltage Range	VIN_CMP	Common-mode range	0.6		1.35	V	
GENERAL-PURPOSE I/C							
Input Low Voltage for All GPIO, RSTN	V _{IL_GPIO}	Pin configured as GPIO			0.3 × V _{DD}	v	
Input High Voltage for All GPIO, RSTN	V _{IH_GPIO}	Pin configured as GPIO	0.7 × V _{DD}			V	
		V _{DD} = 1.71V, I _{OL} = 1mA, DS[1:0] = 00 (Note 1)		0.2	0.4		
Output Low Voltage for All GPIO Except P0.6,		V _{DD} = 1.71V, I _{OL} = 2mA, DS[1:0] = 10 (Note 1)		0.2	0.4	- V	
P0.7, P0.12, P0.13, P0.18, and P0.19	V _{OL_GPIO}	V _{DD} = 1.71V, I _{OL} = 4mA, DS[1:0] = 01 (Note 1)		0.2	0.4		
		V _{DD} = 1.71V, I _{OL} = 6mA, DS[1:0] = 11 (Note 1)		0.2	0.4		
Output Low Voltage for		V _{DD} = 1.71V, I _{OL} = 2mA, DS = 0 (Note 1)		0.2	0.4		
GPIO P0.6, P0.7, P0.12, P0.13, P0.18, P0.19	V _{OL_I2C}	V _{DD} = 1.71V, I _{OL} = 8mA, DS = 1 (Note 1)		0.2	0.4		
		V _{DD} = 1.71V, I _{OH} = 1mA, DS[1:0] = 00 (Note 1)	V _{DD} - 0.4				
Output High Voltage for All GPIO Except P0.6, P0.7, P0.12, P0.13, P0.18, and P0.19		V _{DD} = 1.71V, I _{OH} = 2mA, DS[1:0] = 10 (Note 1)	V _{DD} - 0.4			V	
	Voh_gpio	V _{DD} = 1.71V, I _{OH} = 4mA, DS[1:0] = 01 (Note 1)	V _{DD} - 0.4				
		V _{DD} = 1.71V, I _{OH} = 6mA, DS[1:0] = 11 (Note 1)	V _{DD} - 0.4			1	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage for GPIO P0.6, P0.7, P0.12,	Vou	V _{DD} = 1.71V, I _{OH} = 2mA, DS = 0 (Note 1)	V _{DD} - 0.4			v
P0.13, P0.18, and P0.19	V _{OH_I2C}	V _{DD} = 1.71V, I _{OH} = 8mA, DS = 1 (Note 1)	V _{DD} - 0.4			v
Combined I _{OL} , All GPIO	I _{OL_TOTAL}				100	mA
Combined I _{OH} , All GPIO	IOH_TOTAL		-100			mA
Input Hysteresis (Schmitt)	V _{IHYS}			300		mV
Input/Output Pin Capacitance for All Pins	C _{IO}			4		pF
Input Leakage Current Low	IIL	V _{IN} = 0V, internal pullup disabled	-500		+500	nA
Input Leakage Current High	Iн	V _{IN} = 3.6V, internal pulldown disabled	-500		+500	nA
Input Pullup Resistor to	D ==	Pullup to V_{DD} = V_{RST} , RSTN at V_{IH}		18.7		kΩ
RSTN	R _{PU_VDD}	Pullup to V_{DD} = 3.63V, RSTN at V_{IH}		10.0		K52
Input Pullup Resistor for	R _{PU}	Device pin configured as GPIO, pullup to V_{DD} = V_{RST} . device pin at V_{IH}		18.7		kΩ
All GPIO		Device pin configured as GPIO, pullup to V_DD= 3.63V, device pin at V_IH		10.0		K12
Input Pulldown Resistor	P	Device pin configured as GPIO, pulldown to V_{SS} , V_{DD} = V_{RST} , device pin at V_{IL}		17.6		kΩ
for All GPIO	R _{PD}	Device pin configured as GPIO, pulldown to V_{SS}, V_{DD}= 3.63V, device pin at V_{IL}		8.8		K12
FLASH MEMORY						
Flash Erase Time	^t M_ERASE	Mass erase		30		
	^t P_ERASE	Page erase		30		ms
Flash Programming Time Per Word	t _{PROG}	32-bit programming mode, f _{FLC_CLK} = 1MHz		42		μs
Flash Endurance			10			kcycles
Data Retention	t _{RET}	T _A = +125°C	10			years

Electrical Characteristics—SPI

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MASTER MODE						
SPI Master Operating Frequency	fмск	f _{SYS_CLK} = 100MHz, f _{MCK(MAX)} = f _{SYS_CLK} /2			50	MHz
SPI Master SCK Period	^t мск			1/f _{MCK}		ns
SCK Output Pulse- Width High/Low	t _{MCH} , t _{MCL}		t _{MCK} /2			ns

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics—SPI (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MOSI Output Hold Time After SCK Sample Edge	t _{МОН}		t _{MCK} /2			ns
MOSI Output Valid to Sample Edge	t _{MOV}		t _{MCK} /2			ns
MOSI Output Hold Time After SCK Low Idle	t _{MLH}			t _{MCK} /2		ns
MISO Input Valid to SCK Sample Edge Setup	t _{MIS}			5		ns
MISO Input to SCK Sample Edge Hold	t _{МІН}			t _{MCK} /2		ns
SLAVE MODE						
SPI Slave Operating Frequency	^f scк				50	MHz
SPI Slave SCK Period	t _{SCK}			1/f _{SCK}		ns
SCK Input Pulse-Width High/Low	tSCH, tSCL			t _{SCK} /2		
SSx Active to First Shift Edge	tSSE			10		ns
MOSI Input to SCK Sample Edge Rise/Fall Setup	tsis			5		ns
MOSI Input from SCK Sample Edge Transition Hold	t _{SIH}			1		ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			5		ns
SCK Inactive to SSx Inactive	tSSD			10		ns
SSx Inactive Time	t _{SSH}			1/f _{SCK}		μs
MISO Hold Time After SSx Deassertion	^t SLH			10		ns

Electrical Characteristics—I²C

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
STANDARD MODE							
Output Fall Time	tOF	Standard mode, from $V_{IH(MIN)}$ to $V_{IL(MAX)}$		150		ns	
SCL Clock Frequency	f _{SCL}		0		100	kHz	
Low Period SCL Clock	t _{LOW}		4.7			μs	
High Time SCL Clock	tHIGH		4.0			μs	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated Start Condition	^t SU;STA		4.7			μs
Hold Time for Repeated Start Condition	^t HD;STA		4.0			μs
Data Setup Time	tsu;dat			300		ns
Data Hold Time	thd;dat			10		ns
Rise Time for SDA and SCL	t _R			800		ns
Fall Time for SDA and SCL	t _F			200		ns
Setup Time for a Stop Condition	t _{SU;STO}		4.0			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		4.7			μs
Data Valid Time	t _{VD;DAT}		3.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		3.45			μs
FAST MODE						
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		150		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		400	kHz
Low Period SCL Clock	t _{LOW}		1.3			μs
High Time SCL Clock	thigh		0.6			μs
Setup Time for Repeated Start Condition	^t SU;STA		0.6			μs
Hold Time for Repeated Start Condition	^t HD;STA		0.6			μs
Data Setup Time	t _{SU;DAT}			125		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			30		ns
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	tsu;sto		0.6			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		1.3			μs
Data Valid Time	t _{VD;DAT}		0.9			μs
Data Valid Acknowledge Time	t _{VD;ACK}		0.9			μs

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FAST MODE PLUS						
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		80		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		1000	kHz
Low Period SCL Clock	tLOW		0.5			μs
High Time SCL Clock	thigh		0.26			μs
Setup Time for Repeated Start Condition	^t su;sta		0.26			μs
Hold Time for Repeated Start Condition	^t HD;STA		0.26			μs
Data Setup Time	t _{SU;DAT}			50		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			50		ns
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	^t su;sto		0.26			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		0.5			μs
Data Valid Time	t _{VD;DAT}		0.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		0.45			μs

Electrical Characteristics—I²S Slave

(Timing specifications are guaranteed by design and not production tested., $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Clock Frequency	f _{BCLKS}				25	MHz
Bit Clock Period	t _{BCLKS}		1/f _{BCLKS}			ns
BCLK High Time	twbclkhs			0.5		1/f _{BCLKS}
BCLK Low Time	twbclkls			0.5		1/f _{BCLKS}
LRCLK Setup Time	tLRCLK_BCLKS			25		ns
Delay Time, BCLK to SD (Output) Valid	^t BCLK_SDOS			12		ns
Setup Time for SD (Input)	^t su_sdis			6		ns
Hold Time SD (Input)	t _{HD_SDIS}			3		ns


High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Electrical Characteristics—Quadrature Decoder

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Encoder Period	t _{EP}	Ensure at least one sample in each encoder state	4	8		^t PCLK
Encoder Pulse Width	t _E	Ensure at least one sample in each encoder state	2	4		^t PCLK
Encoder State Period	t _{ES}	Ensure at least one sample in each encoder state	1	2		^t PCLK
Index Signal Width	t _{IND}		1	1/4 x t _{EP}	t _{EP}	t PCLK
Expected Glitch Time	4	QDEC_CTRL.filter = 0b00	0			^t PCLK
Window	t _{GL}	QDEC_CTRL.filter = 0b01		1		
Q DIRECTION	t _{QDIR}	After either QEA or QEB transition		4		t _{PCLK}
Q MATCH	t _{QM}	After either QEA or QEB transition		4		t PCLK
Q MATCH Pulse Width	t _{QMP}	Until next state transition		1		t _{ES}
Q ERROR	t _{ER}	After either a faulty QEA or QEB transition	a faulty QEA or QEB 4		^t PCLK	
Q ERROR Pulse Width	t _{ERP}	Until next state transition		1		t _{ES}

GPIO Drive Strength: Note 1: When using a GPIO bias voltage of 2.97V, the drive current capability of the GPIO is 2x that of its drive strength when using a GPIO bias voltage of 1.62V.






Figure 1. SPI Master Mode Timing Diagram




Figure 2. SPI Slave Mode Timing Diagram




Figure 3. I²C Timing Diagram




Figure 4. I²S Timing Diagram





Figure 5. Quadrature Decoder Timing Diagram

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Pin Configuration

40 TQFN



Pin Description

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
POWE	R AND SYS	TEM PINS					
2	V _{CORE}	_	—	_	_		Digital Supply Voltage. Bypass with 1.0μ F to V _{SS} .
34	V _{REG1}	_	_	_	_	_	Bypass with 4.7nF to V _{SS} . Do not connect this device pin to any other external circuitry.
39	V _{DD}	_	_	_	_		GPIO Supply Voltage. Bypass with $4.7\mu F$ to V _{SS} .
EP, 38	V _{SS}					_	Digital Ground. Exposed Pad (TQFN only). This pad must be connected to V_{SS} . Refer to <u>Application Note 3273</u> : <u>Exposed Pads: A Brief Introduction</u> for additional information.
33	V _{REF}			_			ADC External Reference Input. This is the reference input for the analog-to-digital converter. Bypass with 1.0μ F to V _{SS} .

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

			FL		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
31	V _{DDA}	_	_	_	_	_	Analog Supply Voltage. This pin must always be connected to the V_{DD} device pin at the PCB level. Bypass this pin to V_{SSA} with 1.0µF as close as possible to the package.
32	V _{SSA}	_	_	_	_	_	Analog Ground
35	RSTN	_	_	_	_	_	Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the V _{DDIO} supply.
CLOCI	K PINS						
40	32KOUT	_	_	_	_	_	32kHz Crystal Oscillator Output Refer to the <i>MAX32672 User Guide</i> for determination of the required external stability capacitors.
1	32KIN	_	_	_	_	_	32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <i>MAX32672</i> <i>User Guide</i> for determination of the required external stability capacitors Optionally, this pin can be configured as the input for an external CMOS- level clock source.
36	HFXIN						RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square wave source. See <u>Electrical Characteristics</u> for details of the crystal requirements. Refer to the MAX32672 User Guide for determination of the required external stability capacitors.
37	HFXOUT	_	_	_	_	_	RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See <u>Electrical</u> <u>Characteristics</u> for details of the crystal requirements. Refer to the <i>MAX32672 User Guide</i> for determination of the required external stability capacitors

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

			FL				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
GPIO A	AND ALTER	NATE FUNCT	ION	1	1	1	
4	P0.0	P0.0	SWDIO		TMR0C_IA	_	Single W\ire Debug I/0; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits
5	P0.1	P0.1	SWDCLK	_	TMR0C_OA	_	Single Wire Debug Clock; Timer 0 Port Map C Output 32 Bits or Lower 16 Bits
6	P0.2	P0.2	SPIOA_MIS O	UART1B_R X	TMR1C_IA	_	SPI0 Master In Slave Out; UART 1 Port Map B RX; Timer 1 Port Map C Input 32 Bits or Lower 16 Bits
7	P0.3	P0.3	SPI0A_MO SI	UART1B_T X	TMR1C_OA	_	SPI0 Master Out Slave In; UART 1 Port Map B TX; Timer 1 Port Map C Output 32 Bits or Lower 16 Bits
8	P0.4	P0.4	SPI0A_SCK	UART1B_C TS	TMR2C_IA	_	SPI0 Serial Clock; UART 1 Port Map B CTS; Timer 2 Port Map C Input 32 Bits or Lower 16 Bits
9	P0.5	P0.5	SPI0A_SS0	UART1B_R TS	TMR2C_OA	HFX_CLK_ OUT	SPI0 Slave Select 0; UART 1 Port Map B RTS; Timer 2 Port Map C Output; ERFO Buffered Output 32 Bits or Lower 16 Bits
10	P0.6	P0.6	I2C0A_SCL	LPTMR0B_I A	SPI0C_SS1	QEA	I2C0 Serial Clock; Low Power Timer 0 Port Map A Input 32 Bits or Lower 16 Bits; SPI0 Slave Select 1; Quadrature Decoder Phase A Input
11	P0.7	P0.7	I2C0A_SDA	LPTMR0B_ OA	SPI0C_SS2	QEB	I2C0 Serial Data; Low Power Timer 0 Port Map A Output 32 Bits or Lower 16 Bits; SPI0 Slave Select 2; Quadrature Decoder Phase B Input
19	P0.8	P0.8	UARTOA_R X	I2S0A_SDO	TMR0C_IA	AIN0/ AIN_C0_N/ AIN_C1_N	UART 0 Port Map A RX; I2S0 Serial Data Output; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
20	P0.9	P0.9	UARTOA_T X	I2S0A_LRC LK	TMR0C_OA	AIN1/ AIN_C0_N/ AIN_C1_N	UART 0 Port Map A TX; I2S0 Left/ Right Clock; Timer 0 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
21	P0.10	P0.10	UART0A_C TS	I2S0A_BCL K	TMR1C_IA	AIN2/ AIN_C0_N/ AIN_C1_N	UART 0 Port Map A CTS; I2S0 Bit Clock; Timer 1 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
22	P0.11	P0.11	UART0A_R TS	I2S0A_SDI	TMR1C_OA	AIN3/ AIN_C0_N/ AIN_C1_N	UART 0 Port Map A RTS; I2S0 Serial Data Input; Timer 1 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
23	P0.12	P0.12	I2C1A_SCL	EXT_CLK2	TMR2C_IA	AIN4/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Clock; Low Power External Clock Input; Timer 2 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

			Fl		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
24	P0.13	P0.13	I2C1A_SDA	32KCAL	TMR2C_OA	AIN5/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Data; 32.768kHz Calibration Output; Timer 2 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Positive Input
25	P0.14	P0.14	SPI1A_MIS O	UART2B_R X	TMR3C_IA	AIN6/ AIN_C0_P/ AIN_C1_P	SPI1 Master In Slave Out; UART 2 Port Map B RX; Timer 3 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input
26	P0.15	P0.15	SPI1A_MO SI	UART2B_T X	TMR3C_OA	AIN7/ AIN_C0_P/ AIN_C1_P	SPI1 Master Out Slave In; UART 2 Port Map B TX; Timer 3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 7/Comparator Positive Input
27	P0.16	P0.16	SPI1A_SCK	UART2B_C TS	TMR0C_IA	AIN8	SPI1 Serial Clock; UART 2 Port Map B CTS; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 8
28	P0.17	P0.17	SPI1A_SS0	UART2B_R TS	TMR0C_OA	AIN9	SPI1 Slave Select 0; UART 2 Port Map B RTS; Timer 0 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 9
29	P0.18	P0.18	I2C2A_SCL	_	TMR1C_IA	AIN10	I2C2 Serial Clock; Timer 1 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 10
30	P0.19	P0.19	I2C2A_SDA	_	TMR1C_OA	AIN11	I2C2 Serial Data; Timer 1 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 11
3	P0.22	P0.22	LPTMR1A_I A	ADC_TRIG _B	TMR0C_IA	_	Low-Power Timer 1 Port Map A Input; ADC Trigger Port Map B; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits;
12	P0.23	P0.23	LPTMR1A_ OA	_	SPI0C_SS3	QEI	Low Power Timer 1 Port Map A Output; SPI0 Slave Select 3; Quadrature Decoder Index Input
13	P0.24	P0.24	LPUART0A _CTS	UART0B_R X	I2S0A_SD0	QES	Low Power UART 0 CTS; UART0 Port Map B RX; I2S0 Serial Data Output; Quadrature Decoder Capture Input
14	P0.25	P0.25	LPUART0A _RTS	UARTOB_T X	I2S0A_LRC LK	QMATCH	Low Power UART 0 RTS; UART 0 Port Map B TX; I2S0 Left/Right Clock; Quadrature Decoder Match Output
15	P0.26	P0.26	LPUART0A _RX	UART0B_C TS	I2S0C_BCL K	QDIR	Low Power UART 0 RX; UART 0 Port Map B CTS; I2S0 Bit Clock; Quadrature Decoder Direction Output

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

			FL	JNCTION MOD			
PIN	PIN NAME Primary Signal (Default)		Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
16	P0.27	P0.27	LPUART0A _TX	UART0B_R TS	I2S0C_SDI	QERR	Low Power UART 0 Port Map A TX; UART 0 Port Map B Request To Send; I2S 0 Port Map C Serial Data Input; Quadrature Decoder Error Output
17	P0.28	P0.28	UART1A_R X	EXT_CLK1	TMR3C_IA	_	UART 1 Port Map A Receive; Timer 3 Port Map C Input 32 Bits or Lower 16 Bits; External Clock Input
18	P0.29	P0.29	UART1A_T X	SPI1_SS0	TMR3C_OA	ADC_TRIG _D	UART 1 Port Map A Transmit; SPI 1 Port Map B Slave Select 0;Timer 3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Trigger Port Map D

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Detailed Description

MAX32672

The MAX32672 is an ultra-low-power, cost-effective, highly integrated microcontroller designed for battery-powered devices and wireless sensors. It combines a flexible and versatile power management unit with the powerful Arm Cortex-M4 processor with FPU. The device enables designs with complex sensor processing without compromising battery life. It also offers legacy designs an easy and cost-optimal upgrade path from 8- or 16-bit microcontrollers. Error correction coding (single error correction double error detection) for flash and SRAM provides extremely reliable code execution. The device integrates 1MB of dual-bank flash memory and 200KB (160KB with ECC enabled) of SRAM to accommodate application and sensor code. A 1MSPS 12-ch 12-bit SAR ADC is integrated for the digitization of analog sensor signals or other analog measurements.

The device features five powerful and flexible power modes. It can operate from a single-supply battery or a dual-supply typically provided by a PMIC. The I²C ports support standard, fast, fast-plus, and high-speed modes, operating up to 3400kbps. The SPI ports can run up to 50MHz in both master and slave mode. Four general-purpose 32-bit timers, two low-power 32-bit timers, two windowed watchdog timers, and a real-time clock are also provided. An I²S interface provides digital audio streaming to a codec.

Arm Cortex-M4 Processor with FPU Engine

The Arm Cortex-M4 with FPU processor combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 with FPU DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

Memory

Internal Flash Memory

The 1MB internal flash memory with error correction provides nonvolatile storage of program and data memory. The flash is organized in two equal sizes, physically separate banks (dual bank) to allow execute-while-write operation and facilitate "live FW upgrades."

Internal SRAM

The internal 200KB SRAM provides low-power retention of application information in all power modes except STORAGE. The SRAM can be configured as 160KB with Error Correction Coded (ECC) Single Error Correction-Double Error Detection (SEC-DED) for enhanced system reliability. The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data retention feature is optional and is configurable. This granularity allows the application to minimize its power consumption by only retaining the essential data.

Clocking Scheme

The internal primary oscillator (IPO) operates at a nominal frequency of 100MHz.

Optionally, the software can select one of five other oscillators depending upon power needs:

- 80kHz oscillator (INRO)
- 32.768kHz oscillator (external crystal required) (ERTC0)
- 7.3728MHz oscillator (IBRO)
- 16MHz-32MHz oscillator (external crystal required) (ERFO)
- External square wave clocks up to 50MHz

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

This clock is the primary clock source for digital logic and peripherals.

An external 32.768kHz timebase is required when using the RTC. A separate external square wave clock can be used as a source for LPTMR0/1 and LPUART0 in the Always-ON domain.




Figure 6. Clocking Scheme

General-Purpose I/O and Special Function Pins

Most general-purpose I/O (GPIO) pins share both a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. Software can individually enable pins for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a software-controlled I/O. Multiplexing

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

between peripheral and GPIO functions is usually static but can also be done dynamically by software. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the *Electrical Characteristics* tables.

In GPIO mode, each pin of a port has an interrupt function that can be independently enabled by software and configured as a level- or edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32672 provides up to 28 GPIOs for the 40-pin TQFN.

Standard DMA Controller

The standard direct memory access (DMA) controller provides a means to off-load the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 12 channel
- Peripheral to data memory
- Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

Power Management

Power Management Unit

The power management unit (PMU) provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple clock domains
- Fast wakeup of powered-down peripherals when activity detected

ACTIVE Mode

In this mode, the CPU executes software and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals that are not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU ACTIVE mode.

SLEEP Mode

This mode allows for lower power consumption operations than ACTIVE mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause a transition to the ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor with FPU SLEEP mode.

DEEPSLEEP Mode

In this mode, CPU and critical peripheral configuration settings and all volatile memory are preserved.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

The device status is a follows:

- CPU is powered down. System state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

This mode corresponds to the Arm Cortex-M4 with FPU DEEPSLEEP mode.

BACKUP Mode

This mode places the CPU in a static, low-power state. The BACKUP mode supports the same wake-up sources as DEEPSLEEP mode.

The device status is as follows:

- CPU is powered down.
- SRAM retention as per <u>Table 1</u>.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

Table 1. BACKUP Mode RAM Retention

RAM BLOCK	RAM SIZE	ТҮРЕ
SYSRAM0	20KB	16KB + 4KB ECC
SYSRAM1	20KB	16KB + 4KB ECC
SYSRAM2	80KB	64KB + 16KB ECC
SYSRAM3	80KB	64KB + 16KB ECC

STORAGE Mode

The device status is as follows:

- CPU is powered off.
- All peripherals are powered off.
- Wake-up from GPIO interrupt.
- The real-time clock (RTC) can be enabled by software before entering STORAGE mode.
- No SRAM retention.

Real-Time Clock

A real-time clock keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm programmed by software to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm can be used as a power-saving timer, allowing the device to remain in an extremely low-power mode but still awaken periodically to perform assigned tasks. Software can program a second independent 32-bit 1/4096 sub-second alarm between 244µs and 12 days. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table.

An RTC calibration feature allows the software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the 32KCAL alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of ±127ppm with a 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

Windowed Watchdog Timer

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

of the most effective countermeasures is the windowed watchdog timer (WDT), which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific time window.

The WDT supports multiple clock option:

- 100MHz oscillator
- 16MHz-32MHz (external crystal required)
- 7.3728MHz oscillator
- 80kHz oscillator
- 32.768kHz oscillator (external crystal required)
- External square wave clocks up to 50MHz.
- Pixel clock (PCLK)

The MAX32672 provides two instances of the windowed watchdog timer: WDT0 and WDT1.

32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generate pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down auto-reload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating, or capture
- Timer output pin
- TMR0-TMR3 Configurable as 2 × 16-bit general-purpose timers
- Timer interrupt

The MAX32672 provides six 32-bit timers (TMR0, TMR1, TMR2, TMR3, LPTMR0, LPTMR1). The LPTMR0 and LPTMR1 are capable of operation in the low-power SLEEP, DEEPSLEEP, and BACKUP modes.

The I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. See <u>Table 2</u> for individual timer features.

Table 2. Timer Configuration Options

	32-BIT	DUAL	LOW	CLOCK SOURCE						
INSTANCE	ONLY	16-BIT	POWER MODE	PCLK	7.3728MHz	16MHz-32MHz	80kHz	32.768kHz	EXT_CLK1	EXT_CLK2
TMR0	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO
TMR1	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO
TMR2	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO
TMR3	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO
LPTMR0	YES	NO	ACTIVE/ SLEEP/ DEEPSLEEP/ BACKUP	YES	NO	NO	YES	YES	NO	YES

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Table 2. Timer Configuration Options (continued)

LPTMR1 YES NO ACTIVE/ SLEEP/ DEEPSLEEP/ BACKUP	YES NO	NO	YES	YES	NO	YES	
---	--------	----	-----	-----	----	-----	--

Serial Peripherals

I²C Interface

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium. These engines support standard-mode, fast-mode, fast-mode plus, and high-speed mode I²C speeds. It provides the following features:

- Master or slave mode operation
 - · Supports up to 4 different slave addresses in slave mode
 - Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Tx FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
 - Standard mode: 100kbps
 - Fast mode: 400kbps
 - Fast mode plus: 1000kbps
 - High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 8 bytes
- Transmitter FIFO depth of 8 bytes

The MAX32672 provides three instances of the I²C peripheral (I2C0, I2C1, and I2C2).

Serial Peripheral Interface

The Serial Peripheral Interface (SPI) is a highly configurable, flexible, and efficient synchronous interface between multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and provide the following features:

- SPI modes 0, 1, 2, 3 for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and de-assertion timing relative to leading/trailing SCK edge

The MAX32672 provides two instances of this SPI peripheral (SPI0, SPI1). See <u>Table 3</u> for configuration options.

Table 3. SPI Configuration Options

INSTANCE	DATA	SLAVE SELECT LINES	MAXIMUM FREQUENCY (MASTER MODE) (MHz)	MAXIMUM FREQUENCY (SLAVE MODE) (MHz)
SPI0	3 wire, 4 wire,	4	50	50

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Table 3. SPI Configuration Options (continued)

SPI13 wire, 4 wire150	50
--------------------------	----

I²S Interface

The I²S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I²S Bus Specification, June 5, 1996. It provides the following features:

- Slave mode operation
- Support for four channels
- 8, 16, 24, and 32-bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- Pulse Density Modulation support for the receive channel
- Word select polarity control
- First-bit position selection
- Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32672 provides one instance of the I²S peripheral (I2S0).

UART

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) flow control signaling. Each LPUART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

The MAX32672 provides four instances of the UART peripheral (UART0, UART1, UART2, LPUART0). LPUART0 is capable of operation in the Low Power SLEEP, DEEPSLEEP, and BACKUP modes. See <u>Table 4</u> for configuration options.

Table 4. UART Configuration Options

INSTANCE	LOW POWER MODE	CLOCK SOURCE						
		PCLK	7.3728MHz	16MHz-32MHz	80kHz	32.768kHz	EXT_CLK1	EXT_CLK2
UART0	ACTIVE	YES	YES	YES	NO	NO	YES	NO
UART1	ACTIVE	YES	YES	YES	NO	NO	YES	NO
UART2	ACTIVE	YES	YES	YES	NO	NO	YES	NO
LPUART0	ACTIVE/ SLEEP/ DEEPSLEEP/ BACKUP	ALWAYS ON DOMAIN CLOCK	NO	NO	YES	YES	NO	YES

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Quadrature Decoder

The Quadrature Decoder converts rotational information derived from optical or magnetic encoders to counts representing a shaft's angle and rotational velocity.

The following features are provided:

- x1, x2, and x4 mode selection
- 32-bit counter
- Index input
- Rotational direction and error outputs
- On-chip deglitch filters

Analog-to-Digital Converter

The 12-bit SAR ADC provides an integrated reference generator and a single-ended input multiplexer. The multiplexer selects an input channel from one of the twelve external analog input signals (AIN0–AIN11), the internal power supply inputs, or an internal temperature sensor.

The reference for the ADC can be:

- External V_{REF} input
- V_{DDA} analog supply

The ADC measures the following voltages:

- AIN[11:0] up to 3.3V
- V_{DD}
- V_{CORE}
- V_{DDA}
- Internal Die Temperature Sensor Input

Security

AES

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in a dedicated flash region to protect against tampering. Key generation and storage are transparent to the user.

True Random Number Generator

Random numbers are a vital part of a secure application, providing random numbers useable for cryptographic seeds or strong encryption keys to ensure data privacy.

Software can use random numbers to trigger asynchronous events that result in nondeterministic behavior. This helps thwart replay attacks or key search approaches. A high-entropy source must continuously update an effective true random number generator (TRNG).

A physically unpredictable entropy source continuously drives the provided TRNG. It generates a 128-bit true random number in 128 system clock cycles.

The TRNG can support the system-level validation of many security standards such as FIPS 140-2, PCI-PED, and Common Criteria. Contact Maxim for details of compliance with specific standards.

CRC Module

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC module supports the following polynomials:

CRC-16-CCITT

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

• CRC-32 (X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1)

Root of Trust

The root of trust starts with trusted software and the microcontroller's complement of security features. Communications between a host and the device must be secure and authenticated, and program integrity must be verified each time before execution to ensure the device's trustworthiness. The device's root of trust is based on a Maxim Integrated master root verification key and a signed customer verification key (CVK). Customers submit their public CVK to Maxim Integrated, which is then signed, and this public key is sent back to the customer. This process is quick and required only once, before the software is released for the first time, and is unnecessary during the software development. A customer can then load their own key and download their signed binary executable code. A life-cycle scheme allows the device to be permanently disabled to deactivate a deployed application.

Secure Communications Protocol Bootloader (SCPBL)

Communication between a host system and the device uses a system of digitally signed packets. This guarantees the integrity and authenticity of all communication before executing configuration commands and the loading or verification of program memory. One or more serial interfaces are available for communication. This also enables the assembly and programming of the customer's final product by third-party assembly houses without the required cost and complexity of ensuring that the assembly house implements and maintains a secure production facility. It also allows for in-field software upgrades to deployed products, thus eliminating the costly need to return a product to the manufacturer for any software changes. Software can disable the bootloader interface before deployment to prevent any changes to program memory.

Secure Boot

Following every reset, the device performs a secure boot to confirm the root of trust has not been compromised. The secure boot verifies the digital signature of the program memory to confirm it has not been modified or corrupted, ensuring the trustworthiness of the application software. Failure to verify the digital signature will transition the device to safe mode, which prevents execution of the customer code. During the development phase, the bootloader can be reactivated and a new, trusted program memory loaded.

Debug and Development Interface

The serial wire debug (SWD) interface is used for code loading and in-circuit emulator (ICE) debug activities. All devices in mass production have the debugging/development interface enabled.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Applications Information

Bypass Capacitors

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The pin description table indicates which pins should be connected to bypass capacitors and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the pin description table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins which recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

Bootloader Activation

Following any reset, the SCPBL is activated while applying a logic high to the default stimulus pin, as indicated in <u>Table</u> <u>5</u>. The design must ensure that the bootloader communication port and default stimulus pin are available or the SCPBL cannot be activated.

Table 5. Bootloader Activation Summary

PART NUMBER	BOOTLOADER COM	DEFAULT STIMULUS PIN		
PART NUMBER	RECEIVE	TRANSMIT	DEFAULT STIMULUS PIN	
ALL VERSIONS	UART0A_RX (P0.8)	UART0A_TX (P0.9)	P0.10 (Active High)	

Ordering Information

PART NUMBER	FLASH (KB)	SRAM (KB)	SECURE BOOT	SWD	PIN-PACKAGE
MAX32672GTL+	1024 w/ ECC	160 w/ ECC	NO	UNLOCKED	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTL+T	1024 w/ ECC	160 w/ ECC	NO	UNLOCKED	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTLBL+*	1024 w/ ECC	160 w/ ECC	YES	UNLOCKED	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTLBL+T*	1024 w/ ECC	160 w/ ECC	YES	UNLOCKED	40 TQFN-EP 5mm x 5mm 0.4mm pitch

T = Tape and reel. Full reel.

*Future product—contact factory for availability.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit 1MSPS ADC

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	8/21	Release for Market Intro	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.