

# 2-Mbit (256 K × 8) Static RAM

### **Features**

- Pin and function compatible with CY7C1010CV33
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA at 10 ns
- Low CMOS standby power
  □ I<sub>SB2</sub> = 10 mA
- 2.0 V data retention
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 36-pin SOJ and 44-pin TSOP II packages

### **Functional Description**

The CY7C1010DV33 is a high performance CMOS Static RAM organized as 256 K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and three-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).


Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a Write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The CY7C1010DV33 is available in 36-pin SOJ and 44-pin TSOP II packages with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.

## **Logic Block Diagram**







## **Contents**

Selection Guide	3
Pin Configuration	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	11
Package Diagrams	12
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



### **Selection Guide**

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current	10	mA

### **Pin Configuration**

Figure 1. 36-pin SOJ pinout [1]





Figure 2. 44-pin TSOP II pinout [1]



### Note

<sup>1.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

DC Input Voltage [2]	0.3 V to V <sub>CC</sub> + 0.3 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	$3.3 \text{V} \pm 0.3 \text{V}$

### **Electrical Characteristics**

Over the Operating Range

Davamatav	Description	Took Conditions		-1	10	
Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min; $I_{OH}$ = -4.0 mA		2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min; I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>			-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled		-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max$ , $f = f_{MAX} = 1/t_{RC}$	100 MHz	-	90	mA
			83 MHz	-	80	
			66 MHz	_	70	
			40 MHz	_	60	
I <sub>SB1</sub>	Automatic CE Power-down Current – TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}; \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		_	20	mA
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = 0.3 \text{ V}, \end{aligned}$	)	-	10	mA

Note

Document Number: 001-00062 Rev. \*F Page 4 of 16

<sup>2.</sup>  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$  (max.) =  $V_{CC}$  + 2.0V for pulse durations of less than 20 ns.



## Capacitance


Parameter [3]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	8	pF
C <sub>OUT</sub>	I/O capacitance		8	8	pF

### **Thermal Resistance**

Parameter [3]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	59.17	50.66	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		32.63	17.77	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [4]



<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.
4. AC characteristics (except High Z) are tested using the load conditions shown in Figure 3 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).




### **Data Retention Characteristics**

Over the Operating Range

Parameter [5]	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	-	10	mA
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time		0	_	ns
t <sub>R</sub> <sup>[7]</sup>	Operation Recovery Time		t <sub>RC</sub>	_	ns

### **Data Retention Waveform**

Figure 4. Data Retention Waveform



### Notes

- No inputs may exceed V<sub>CC</sub> + 0.3 V.
   Tested initially and after any design or process changes that may affect these parameters.
   Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.



## **AC Switching Characteristics**

Over the Operating Range

Parameter [8]	Description	-1	10	
Parameter [9]	Description	Min	Max	Unit
Read Cycle		•		
t <sub>power</sub> <sup>[9]</sup>	V <sub>CC</sub> (typical) to the first access	100	_	μS
t <sub>RC</sub>	Read Cycle Time	10	_	ns
t <sub>AA</sub>	Address to Data Valid	_	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	10	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z [10]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 11]</sup>	_	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[10, 11]</sup>	_	5	ns
t <sub>PU</sub>	CE LOW to Power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-down	_	10	ns
Write Cycle <sup>[12,</sup>	13]			
t <sub>WC</sub>	Write Cycle Time	10	_	ns
t <sub>SCE</sub>	CE LOW to Write End	7	_	ns
t <sub>AW</sub>	Address Set-up to Write End	7	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	ns
t <sub>SA</sub>	Address Set-up to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	7	-	ns
t <sub>SD</sub>	Data Set-up to Write End	5	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[10]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[10, 11]</sup>	_	5	ns

### Notes

<sup>8.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

9. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at stable, typical V<sub>CC</sub> values until the first memory access can be performed.

10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

11. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 5. Transition is measured when the outputs enter a high impedance state.

12. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

13. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 [14, 15]





Figure 6. Read Cycle No. 2 (OE Controlled) [15, 16]



Notes
14. The device is continuously selected. OE, CE = V<sub>IL</sub>.
15. WE is HIGH for read cycle.
16. Address valid before or similar to CE transition LOW.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [17, 18]





Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [18]



<sup>17.</sup> Data IO is high impedance if  $\overline{OE} = \underline{V_{IH}}$ .

18. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high impedance state.

<sup>19.</sup> During this period, the I/Os are in output state and input signals should not be applied.



## **Truth Table**

CE	ŌE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Χ	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Document Number: 001-00062 Rev. \*F

Page 10 of 16


Page 11 of 16



## **Ordering Information**

Speed (ns)	Ordering Code	Ordering Code Package Diagram Package Type		
10	CY7C1010DV33-10VXI	51-85090	36-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1010DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 9. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090




51-85090 \*F



### Package Diagrams (continued)

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



## **Acronyms**

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
ŌĒ	Output Enable		
SOJ	Small Outline J-lead		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
TTL	Transistor-Transistor Logic		
WE	Write Enable		

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
mW	milliwatt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



## **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	342195	See ECN	PCI	New data sheet.
*A	459073	See ECN	NXR	Converted Preliminary to Final. Removed Commercial Operating Range from product offering. Removed -8 ns and -12 speed bin Removed the Pin definitions table. Modified Maximum Ratings for DC input voltage from -0.5V to -0.3V and V <sub>CC</sub> + 0.5V to V <sub>CC</sub> + 0.3V Changed I <sub>CC</sub> max from 65 mA to 90 mA Changed the description of I <sub>IX</sub> from "Input Load Current" to "Input Leakage Current" Updated the Thermal Resistance table. Updated footnote #7 on High-Z parameter measurement Added footnote #12 Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table.
*B	2602853	11/07/08	VKN / PYRS	Added 36-pin SOJ package and its related information
*C	3059211	10/14/2010	PRAS	Added Ordering Code Definitions. Updated Package Diagrams.
*D	3272897	06/07/2011	AJU	Updated Functional Description (Removed "Refer to the Cypress application note AN1064, SRAM System Guidelines for best practice recommendations."). Added Acronyms and Units of Measure. Updated in new template.
*E	4207615	12/02/2013	MEMJ	Updated Package Diagrams: spec 51-85090 – Changed revision from *E to *F. spec 51-85087 – Changed revision from *C to *E. Updated in new template. Completing Sunset Review.
*F	4574311	11/19/2014	MEMJ	Added related documentation hyperlink in page 1.

Document Number: 001-00062 Rev. \*F Page 15 of 16



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2005-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-00062 Rev. \*F Revised November 19, 2014

Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders.