

# **Programming Cables**

# **User Guide**

FPGA-UG-02042-26.6

November 2023



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



## **Contents**

Cor	ntents	3
1.	Features	5
2.	rents	5
3.	Programming Cable Pin Definitions	6
4.	Programming Software	8
5.	Target Board Design Considerations	
6.	Programming Flywire and Connection Reference	9
7.		
8.	Programming Cable TRST Pin	
9.		12
10.	Ordering Information	13
App	pendix A. Troubleshooting the USB Driver Installation	14
	pendix B. USB Programming Cable Firmware Update	
	hnical Support Assistance	
	vision History	



## **Figures**

Figure 3.1. Programming Cable In-System Programming Interface for the PC (HW-USBN-2B)*	Figure 1.1. USB Cable – HW-USBN-2B	5
Figure 3.3. Programming Cable In-System Programming Interface for the PC (HW-DLN-3C and Equivalents)*	Figure 3.1. Programming Cable In-System Programming Interface for the PC (HW-USBN-2B)*	6
Figure 3.4. Programming Cable In-System Programming Interface for the PC (pDS4102-DL2 or pDS4102- DL2A)	Figure 3.2. Programming Cable In-System Programming Interface for the PC (HW-USB-1A or HW-USB-2A)*	7
Figure 3.5. Programming Cable In-System Programming Interface for the PC (HW7265-DL2 or HW7265-DL2A)*	Figure 3.3. Programming Cable In-System Programming Interface for the PC (HW-DLN-3C and Equivalents)*	7
Figure A.1. Device Manager	Figure 3.4. Programming Cable In-System Programming Interface for the PC (pDS4102-DL2 or pDS4102- DL2A)	7
Figure A.2. Unknown Device Properties	Figure 3.5. Programming Cable In-System Programming Interface for the PC (HW7265-DL2 or HW7265-DL2A)*	7
Figure A.2. Unknown Device Properties	Figure A.1. Device Manager	14
Figure A.4. Lattice EzUSB Driver		
Figure A.5. FTDI FTUSB Driver	Figure A.3. Update Driver Software	15
Figure A.6. Windows Security	Figure A.4. Lattice EzUSB Driver	15
Figure A.7. USB Installation Completed	Figure A.5. FTDI FTUSB Driver	15
Figure A.8. Installation Completed	Figure A.6. Windows Security	16
Tables Table 3.1. Programming Cable Pin Definitions	Figure A.7. USB Installation Completed	16
Tables Table 3.1. Programming Cable Pin Definitions	Figure A.8. Installation Completed	17
Table 3.1. Programming Cable Pin Definitions6	Figure A.9. Installation Completed	17
Table 3.1. Programming Cable Pin Definitions6		
Table 3.1. Programming Cable Pin Definitions6		
Table 3.1. Programming Cable Pin Definitions6		
Table 3.1. Programming Cable Pin Definitions6		
	Tables	
	Table 3.1. Programming Cable Pin Definitions	6



### 1. Features

- Support for all Lattice programmable products
  - 2.5 V to 3.3 V I<sup>2</sup>C programming (HW-USBN-2B)
  - 1.2 V to 3.3 V JTAG and SPI programming (HW-USBN-2B)
  - 1.2 V to 5 V JTAG and SPI programming (all other cables)
  - Ideal for design prototyping and debugging
- Connect to multiple PC interfaces
  - USB (v.1.0, v.2.0)
  - PC Parallel Port
- Easy-to-use programming connectors
  - Versatile flywire, 2 x 5 (.100") or 1 x 8 (.100") connectors
  - 6 feet (2 meters) or more of programming cable length (PC to DUT)
- Lead-free/RoHS compliant construction



Figure 1.1. USB Cable - HW-USBN-2B

## 2. Programming Cables

Lattice Programming Cable products are the hardware connection for in-system programming of all Lattice devices. After user complete the logic design and create a programming file with the Lattice Diamond®/ispLEVER® Classic/Radiant development tools, user can use Diamond/Radiant Programmer or ispVM™ System software to program devices on board. The ispVM System/Diamond/Radiant Programmer software automatically generates the appropriate programming commands, programming addresses and programming data based on information stored in the programming file and parameters set in Diamond/Radiant Programmer/ispVM System. Programming signals are then generated from the USB or parallel port of a PC and directed through the programming cable to the device. No additional components are required for programming.

**Note**: Port A is for JTAG programming. Radiant programming software can use the built-in cable via the USB hub on the PC, which detects the cable of the USB function on Port A. While Port B is for UART/I2C interface access.

Diamond Programmer/Radiant Programmer/ispVM System software is included with all Lattice design tool products and is available for download from the Lattice web site at <a href="https://www.latticesemi.com/programmer">www.latticesemi.com/programmer</a>.



## 3. Programming Cable Pin Definitions

The functions provided by the programming cables correspond with available functions on Lattice programmable devices. Since some devices contain different programming features, the specific functions provided by the programming cable may depend on the selected target device. ispVM System/Diamond/Radiant Programmer software automatically generates the appropriate functions based on the selected device. See Table 3.1 for an overview of the programming cable functions.

**Table 3.1. Programming Cable Pin Definitions** 

Programming Cable Pin	Name	Programming Cable Pin Type	Description
VCC	Programming Voltage	Input	Connect to $V_{\text{CCIO}}$ or $V_{\text{CCI}}$ plane of the target device. Typical ICC = 10 mA. The target board provides the $V_{\text{CC}}$ supply/reference for the cable.
TDO/SO	Test Data Output	Input	Used to shift data out via the IEEE1149.1 (JTAG) programming standard.
TDI/SI	Test Data Input	Output	Used to shift data in via the IEEE1149.1 programming standard.
ISPEN/PROG	Enable	Output	Enable device to be programmed. Also functions as SN/SSPI Chip Select for SPI programming with HW-USBN-2B.
TRST	Test Reset	Output	Optional IEEE 1149.1 state machine reset.
DONE	DONE	Input	DONE indicates status of configuration
TMS	Test Mode Select Input	Output	Used to control the IEEE1149.1 state machine.
GND	Ground	Input	Connect to ground plane of the target device
TCK/SCLK	Test Clock Input	Output	Used to clock the IEEE1149.1 state machine
INIT	Initialize	Input	Indicates device is ready for configuration to begin. INITN is only found on some devices.
I2C: SCL <sup>1</sup>	I <sup>2</sup> C SCL	Output	Provides the I <sup>2</sup> C signal SCL
I2C: SDA <sup>1</sup>	I <sup>2</sup> C SDA	Output	Provides the I <sup>2</sup> C signal SDA.
5 V OUT <sup>1</sup>	5 V Out	Output	Provides a 5 V signal for the iCEprogM1050 Programmer.

#### Note:

1. Only found on the HW-USBN-2B cable.



<sup>\*</sup> Indicates flywire connections required for most basic JTAG programming.

Figure 3.1. Programming Cable In-System Programming Interface for the PC (HW-USBN-2B)\*

\*Note: Requires Diamond Programmer 3.1 or later.






Figure 3.2. Programming Cable In-System Programming Interface for the PC (HW-USB-1A or HW-USB-2A)\*

\*Note: Lattice PAC-Designer® software does not support programming with USB cables. To program ispPAC devices with these cables, use the Diamond Programmer/ispVM System software.




Figure 3.3. Programming Cable In-System Programming Interface for the PC (HW-DLN-3C and Equivalents)\*

\*Note: HW7265-DL3, HW7265-DL3A, HW-DL-3B, HW-DL-3C and HW-DLN-3C are functionally equivalent products.




Figure 3.4. Programming Cable In-System Programming Interface for the PC (pDS4102-DL2 or pDS4102- DL2A)




Figure 3.5. Programming Cable In-System Programming Interface for the PC (HW7265-DL2 or HW7265-DL2A)\*

\*Note: For reference purposes, the 2 x 10 connector on the HW7265-DL2 or HW7265-DL2A is equivalent to Tyco 102387-1. This will interface to standard 100-mil spacing 2 x 5 headers, or a 2 x 5 keyed, recessed male connector such as the 3M N2510-5002RB.

© 2009-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4. Programming Software

Diamond/Radiant Programmer and ispVM System for Classic devices is the preferred programming management software tool for all Lattice devices and download cables. The latest version of Lattice Diamond/Radiant Programmer or ispVM System software is available for download from the Lattice web site at <a href="https://www.latticesemi.com/programmer">www.latticesemi.com/programmer</a>.

## 5. Target Board Design Considerations

A 4.7 k $\Omega$  pull-down resistor is recommended on the TCK connection of the target board. This pull-down is recommended to avoid inadvertent clocking of the TAP controller induced by fast clock edges or as VCC ramps up. This pull-down is recommended for all Lattice programmable families.

The I<sup>2</sup>C signals SCL and SDA are open drain. A 2.2 k $\Omega$  pull-up resistor to VCC is required on the target board. Only VCC values of 3.3 V and 2.5 V for I<sup>2</sup>C are supported by the HW-USBN-2B cables.

For Lattice device families that feature low power, it is recommended to add a 500  $\Omega$  resistor between VCCJ and GND during the programming interval when a USB programming cable is connected to a very low power board design. A FAQ is available that discusses this in more depth at:

http://www.latticesemi.com/en/Support/AnswerDatabase/2/2/0/2205

The JTAG programming port speed may need to be governed when using the programming cables connected to customer PCBs. This is especially important when there is long PCB routing or with many daisy-chained devices. The Lattice programming software can adjust the timing of TCK applied to the JTAG programming port from the cable. This low-precision port setting of TCK depends on many factors, including the PC speed and the type of cable used (parallel port, USB or USB2). This software feature provides an option to slow the TCK for debug or noisy environments. A FAQ is available that discusses this in more depth at: http://www.latticesemi.com/en/Support/AnswerDatabase/9/7/974.aspx

The USB download cable can be used to program Power Manager or ispClock products with Lattice programming software. When using the USB cable with the Power Manager I devices, (POWR604, POWR1208, POWR1208P1), user must slow do TCK by a factor of 2. A FAQ is available that discusses this in more depth at: http://www.latticesemi.com/en/Support/AnswerDatabase/3/0/306.aspx



# 6. Programming Flywire and Connection Reference

Refer to Table 6.1 to identify, per Lattice device, how to connect various Lattice programming cable flywires. JTAG, SPI and I<sup>2</sup>C configuration ports are unambiguously identified. Legacy cables and hardware are included for reference. In addition, various header configurations are tabulated.

**Table 6.1. Pin and Cable Reference** 

HW-USBN-2B	TDI/SI	TDO/SO	TMS	TCK/SCLK	ISPEN/PROG	DONE	TRST(OUTPUT)	vcc	GND	I2C: SCL	I2C: SDA	5 V Out	
Flywire color	Orange	Brown	Purple	White	Yellow	Blue	Green	Red	Black	Yellow/White	Green/White	Red/White	
HW-USBN-2A	TDI	TDO	TMS	тск	ispEN/PROG	INIT	TRST(OUTPUT)/DONE(INPUT)	vcc	GND	na			
Flywire color	Orange	Brown	Purple	White	Yellow	Blue	Green	Red	Black				
HW-DLN-3C	TDI	TDO	TMS	тск	ispEN/PROG TRST(OUTPUT) VCC GND				iid				
Flywire color	Orange	Brown	Purple	White	Yellow	na	Green	Red	Black				
	Output	Input	Output	Output	Output	Input	Input/Output	Input	Input	Output	Output	Output	
Programming cable pin type Target Board Recommendation	_	_	4.7 kΩ Pull-Up	4.7 kΩ Pull-Down	(Note 1)	_	-	(Note 2)	_	(Note 3) (Note 6)	(Note 3) (Note 6)	_	
		Connect the programming cable wires (above) to the corresponding device or header pins (below).											

#### **JTAG Port Devices**

ECP5™	TDI	TDO	TMS	TCK		Required	Required	_	-	_
LatticeECP3™/LatticeECP2M™ LatticeECP2™/LatticeECP™/ LatticeEC™	TDI	TDO	TMS	тск	Re	Required	Required	1	1	-
LatticeXP2™/LatticeXP™	TDI	TDO	TMS	ТСК		Required	Required	_	_	_
LatticeSC™/LatticeSCM™	TDI	TDO	TMS	тск		Required	Required	_	-	_
MachXO2™/MachXO3™/MachXO3D™	TDI	TDO	TMS	TCK	Optional connections to device ispEN, PROGRAMN,	Required	Required	_	-	_
MachXO™	TDI	TDO	TMS	TCK	INITN, DONE and/or TRST signals	Required	Required	_	1	_
ORCA®/FPSC	TDI	TDO	TMS	TCK	(Define in Custom I/O settings in ispVM System	Required	Required	_	1	_
ispXPGA®/ispXPLD™	TDI	TDO	TMS	TCK	or Diamond Programmer software. Not all devices have these pins available)	Required	Required	_	1	_
ispMACH® 4000/ispMACH/ispLSI® 5000	TDI	TDO	TMS	TCK	,	Required	Required	_	1	_
MACH®4A	TDI	TDO	TMS	TCK		Required	Required	_	1	_
ispGDX2™	TDI	TDO	TMS	тск		Required	Required	_	1	_
ispPAC®/ispClock™ (Note 4)	TDI	TDO	TMS	тск		Required	Required	_	1	_
Platform Manager™/Power Manager/ Power Manager II/Platform Manager II (Note 4)	TDI	TDO	TMS	тск		Required	Required	_	_	_



Crosslink-NX	TDI	TDO	TMS	ТСК				Required	Required	-	-	-
Certus-NX	TDI	TDO	TMS	ТСК	INI	TN, DONE	to device ispEN, PROGRAMN, and/or TRST signals O settings in ispVM System	Required	Required	-	-	-
CertusPro-NX	TDI	TDO	TMS	ТСК	or D	iamond Pr	o settings in ispanii system ogrammer software. ive these pins available)	Required	Required	-	-	-
Mach-NX	TDI	TDO	TMS	ТСК				Required	Required	-	1	-
HW-USBN-2B	TDI/SI	TDO/SO	TMS	TCK/SCLK	ISPEN/PROG	DONE	TRST(OUTPUT)	vcc	GND	I2C: SCL	I2C: SDA	5 V Out
Flywire color	Orange	Brown	Purple	White	Yellow	Blue	Green	Red	Black	Yellow/White	Green/White	Red/White
HW-USBN-2A	TDI	TDO	TMS	тск	ispEN/PROG	INIT	TRST(OUTPUT)/DONE(INPUT)	vcc	GND			
Flywire color	Orange	Brown	Purple	White	Yellow	Blue	Green	Red	Black			
HW-DLN-3C	TDI	TDO	TMS	тск	ispEN/PROG		TRST(OUTPUT)	vcc	GND		na	
Flywire color	Orange	Brown	Purple	White	Yellow	na	Green	Red	Black			
	Output	Input	Output	Output	Output	Input	Input/Output	Input	Input	Output	Output	Output
Programming cable pin type Target Board Recommendation	_	_	4.7 kΩ Pull-Up	4.7 kΩ Pull-Down	(Note 1)	_	-	(Note 2)	ı	(Note 3) (Note 6)	(Note 3) (Note 6)	_
			Connec	t the progr	amming cable	e wires (	above) to the correspondir	ng device	or head	er pins (below	<i>ı</i> ).	

#### **Slave SPI Port Devices**

Slave St 11 Oft Devices												
ECP5	MOSI	MISO	-	CCLK	SN			Required	Required	_	-	_
LatticeECP3	MOSI	MISO	-	CCLK	SN		onal connections to device MN, INITN and/or DONE signals	Required	Required	_	-	_
MachXO2/MachXO3/MachXO3D	SI	SO	1	CCLK	SN		,,		Required	-	-	_
CrossLink™ LIF-MD6000	MOSI	MISO	1	SPI_SCK	SPI_SS	Opt. CDONE	CRESET_B	Required	Required	-	-	-
iCE40™/iCE40LM/iCE40 Ultra™/ iCE40 UltraLite™	SPI_SI	SPI_SO	-	SPI_SCK	SPI_SS_B	Opt. CDONE	CRESET_B	Required	Required	-	-	-
Crosslink-NX	SI	SO	-	SCLK	SCSN	Opt.Opt DONE	-	Required	Required	_	-	-
Certus-NX	SI	SO	-	SCLK	SCSN	Opt.Opt DONE	-	Required	Required	_	-	-
CertusPro-NX	SI	SO	-	SCLK	SCSN	Opt.Opt DONE	-	Required	Required	-	_	_



I2C Port Devices												
MachXO2/MachXO3/MachXO3D	_	_	_	_	Optional co	Optional connections to device PROGRAMN, INITN			Required	SCL	SDA	_
Platform Manager II	_	_	_	_		and/or	DONE signals	Required	Required	SCL_M + SCL_S	SDA_M + SDA_S	_
L-ASC10	_	-	_	_	_	_	-	Required	Required	SCL	SDA	_
CrossLink LIF-MD6000	_	-	-	-	-	Opt. CDONE	CRESET_B	Required	Required	SCL	SDA	_
Crosslink-NX	_	-	-	_	-	Opt. DONE	_	Required	Required	SCL	SDA	-
Certus-NX	_	_	-	_	_	Opt. CDONE	_	Required	Required	SCL	SDA	-
CertusPro-NX	_	_	-	-		Opt. CDONE	-	Required	Required	SCL	SDA	-
Headers		•		•				•		•	•	
1 x 10 conn (various cables)	3	2	6	8	4	9 or 10	5 or 9	1	7	_	_	_
1 x 8 conn (see Figure 3.4)	3	2	6	8	4	_	5	1	7	_	_	_
2 x 5 conn (see Figure 3.5)	5	7	3	1	10	_	9	6	2, 4,or 8	_	_	_
Programmers	Programmers											
Model 300	5	7	3	1	10	_	9	6	2, 4,or 8	_	_	_
iCEprog™ iCEprogM1050	8	5	_	7	9	3	1	6	10	_	_	4 (Note 5)

#### Notes:

- 1. For older Lattice ISP devices, a 0.01 µF decoupling capacitor is required on ispEN/ENABLE of the target board.
- 2. For HW-USBN-2A/2B, the target board supplies the power Typical ICC = 10 mA. For devices that have a VCCJ pin, the VCCJ must be connected to the cable's VCC. For other devices, connect the appropriate bank VCCIO to the cable's VCC. A 0.1 μF decoupling capacitor is required on VCCJ or VCCIO close to the device. Please refer to the device data sheet to determine if the device has a VCCJ pin or what VCCIO bank governs the target programming port (this may not be the same as a target device's core VCC/VSS plane).
- 3. Open drain signals. Target board should have  $\sim$ 2.2 k $\Omega$  pull-up resistor connected to the same plane to which VCC is connected. HW-USBN-2B cables provide internal 3.3 k $\Omega$  pull-ups to VCC.
- 4. When using PAC-Designer® software to program ispPAC or ispClock devices, do not connect TRST/DONE.
- 5. If using a cable older than HW-USBN-2B, connect a +5 V external supply between iCEprogM1050 pin 4 (VCC) and pin 2 (GND).
- 6. For HW-USBN-2B, only VCC values of 3.3 V thru 2.5 V are supported for I<sup>2</sup>C.



## 7. Connecting the Programming Cable

The target board must be unpowered when connecting, disconnecting, or reconnecting the programming cable. Always connect the programming cable's GND pin (black wire) before connecting any other JTAG pins. Failure to follow these procedures can result in damage to the target programmable device.

## 8. Programming Cable TRST Pin

Connecting the board TRST pin to the cable TRST pin is not recommended. Instead, connect the board TRST pin to Vcc. If the board TRST pin is connected to the cable TRST pin, instruct ispVM/Diamond/Radiant Programmer to drive the TRST pin high.

To configure ispVM/Diamond/Radiant Programmer to drive TRST pin high:

- 1. Select the **Options** menu item.
- 2. Select Cable and I/O Port Setup.
- 3. Select the TRST/Reset Pin Connected checkbox.
- 4. Select the Set High radio button.

If the proper option is not selected, the TRST pin is driven low by ispVM/Diamond/Radiant Programmer. Consequently, the BSCAN chain does not work because the chain is locked into RESET state.

## 9. Programming Cable ispEN Pin

The following pins should be grounded:

- BSCAN pin of the 2000VE devices
- ENABLE pin of MACH4A3/5-128/64, MACH4A3/5-64/64 and MACH4A3/5-256/128 devices.

However, user have the option of having the BSCAN and ENABLE pins driven by the ispEN pin from the cable. In this case, ispVM/Diamond/Radiant Programmer must be configured to drive the ispEN pin low as follows:

To configure ispVM/Diamond/Radiant Programmer to drive ispEN pin low:

- 1. Select the Options menu item.
- 2. Select Cable and I/O Port Setup.
- 3. Select the ispEN/BSCAN Pin Connected checkbox.
- 4. Select the **Set Low** radio button.

Each programming cable ships with two small connectors that help to keep the flywires organized. The following manufacturer and part number is one possible source for equivalent connectors:

- 1 x 8 Connector (for example, Samtec SSQ-108-02-T-S)
- 2 x 5 Connector (for example, Samtec SSQ-105-02-T-D)

The programming cable flywire or headers are intended to connect to standard 100-mil spacing headers (pins spaced 0.100 inch apart). Lattice recommends a header with length of 0.243 inches or 6.17 mm. Though, headers of other lengths may work equally well.



# 10. Ordering Information

**Table 10.1. Programming Cable Feature Summary** 

Feature	HW-USBN-2B	HW-USBN-2A	HW-USB-2A	HW-USB-1A	HW-DLN-3C	HW7265-DL3, HW7265-DL3A, HW-DL-3B, HW-DL-3C	HW7265-DL2	HW7265-DL2A	PDS4102-DL2	PDS4102-DL2A
USB	Х	Х	Х	Х	_	_	_	_	_	_
PC-Parallel	_	_	_	_	Х	Х	Х	Х	Х	Х
1.2 V Support	Х	Х	Х	_	_	_	_	_	_	_
1.8 V Support	Х	Х	Х	Х	Х	Х	_	Х	_	Х
2.5-3.3 V Support	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
5.0 V Support	_	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 x 5 Connector	_	Х	Х	Х	Х	Х	Х	Х	_	_
1 x 8 Connector		Х	Х	Х	Х	Х	_	_	Х	Х
Flywire	Х	Х	Х	Х	Х	Х	_	_	_	_
Lead-free Construction	Х	Х	_	_	Х	_	_	_	_	_
Available for order	Х	_	_	_	Х	_	_	_	_	_

**Table 10.2. Ordering Information** 

Description	Ordering Part Number	China RoHS Environment- Friendly Use Period (EFUP)
Programming cable (USB). Contains 6' USB cable, flywire connectors, 8-position (1 x 8) adapter and 10-position (2 x 5) adapter, lead-free, RoHS compliant construction.	HW-USBN-2B	
Programming cable (PC only). Contains parallel port adapter, 6' cable, flywire connectors, 8-position (1 x 8) adapter and 10-position (2 x 5) adapter, lead-free, RoHS compliant construction.	HW-DLN-3C	

**Note:** Additional cables are described in this document for legacy purposes only, these cables are no longer produced. The cables currently available for order are fully equivalent replacement items.



## Appendix A. Troubleshooting the USB Driver Installation

It is essential that user install the drivers before connecting user PC to the USB cable. If the cable is connected before installing the drivers, Windows will try to install its own drivers that may not work.

If user have attempted to connect the PC to the USB cable without first installing the appropriate drivers, or have trouble communicating with the Lattice USB cable after installing the drivers, follow the steps below:

- Plug in the Lattice USB cable. Choose Start > Settings > Control Panel > System.
- 2. In the **System Properties** dialog box, click the **Hardware** tab and **Device Manager** button. Under **Universal Serial Bus controllers**, user should see **Lattice USB ISP Programmer**. If user do not see this, look for the **Unknown Device**with the yellow flag. Double click on the **Unknown Device** icon.




Figure A.1. Device Manager

3. In the Unknown device Properties dialog box, click Reinstall Driver.



Figure A.2. Unknown Device Properties

Select Browse my computer for driver software.





Figure A.3. Update Driver Software

5. Browse to the isptools\ispvmsystem directory for the Lattice EzUSB driver.




Figure A.4. Lattice EzUSB Driver

6. Browse to the isptools\ispvmsystem\Drivers\FTDIUSBDriver directory for the FTDI FTUSB driver.




Figure A.5. FTDI FTUSB Driver



- For Diamond installations, browse to Iscc/diamond/data/vmdata/drivers. Click Next.
- 8. Select Install this Driver software anyway. The system updates the driver.



Figure A.6. Windows Security

9. Click Close and finish installing the USB driver.



Figure A.7. USB Installation Completed

- 10. Under Control Panel >System >Device Manager > Universal Serial Bus Controllers should include the following:
  - a. For the Lattice EzUSB Driver: Lattice USB ISP Programmer device installed.






Figure A.8. Installation Completed

b. For the FTDI FTUSB Driver: USB Serial Converter A and Converter B devices installed.




Figure A.9. Installation Completed

If user experiencing problems or need additional information, contact Lattice Technical Support.



# **Appendix B. USB Programming Cable Firmware Update**

There is a known issue where cable firmware with version **V001** may cause the USB programming cable to malfunction with LEDs light always on in certain scenario.

The workaround is to update the cable firmware and FTDI firmware version to **V002** to resolve this issue.

Please download and install the HW-USBN-2B Firmware version 2.0 or later, available from our website. The firmware and update instruction guide, is available from our website.



# **Technical Support Assistance**

For assistance, submit a technical support case at www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



# **Revision History**

### Revision 26.6, November 2023

Section	Change Summary
Disclaimers	Updated this section.
Appendix A. Troubleshooting the USB Driver Installation	Added sentence There is a known issue where cable firmware with version "V001" may cause the USB programming cable to malfunction with LEDs light always on in certain scenario. The workaround is to update the cable firmware and FTDI firmware version to "V002" to resolve this issue.  Please download and install the HW-USBN-2B Firmware version 2.0 or later, available from our website.
Appendix B. USB Programming Cable Firmware Update	Added this section.

#### Revision 26.5, March 2023

nevision zois, march zozs	
Section	Change Summary
Programming Flywire and Connection Reference	Added Crosslink-NX, Certus-NX, CertusPro-NX and Mach-NX to the JTAG, SPI and I2C Port Devices list in Table 6.1. Pin and Cable Reference.
Programming Cables	Added note information for Port A and Port B "Port A is for JTAG programming. Radiant programming software can use the built-in cable via the USB hub on the PC, which detects the cable of the USB function on Port A. While Port B is for UART/I2C interface access.".
All	Added Radiant reference.
Technical Support	Added FAQ website link.

### **Revision 26.4, May 2020**

Section	Change Summary
Programming Cables	Updated Lattice website link to www.latticesemi.com/programmer.
Programming Software	

### Revision 26.3, October 2019

Section	Change Summary
Target Board Design	Clarified VCC values that I <sup>2</sup> C interface supports. Added notes to Table 6.1.
Considerations;	
Programming Flywire and	
Connection Reference	

### **Revision 26.2, May 2019**

Section	Change Summary
_	Added Disclaimers section.
Programming Flywire and Connection Reference	Updated Table 6.1. Pin and Cable Reference.  Added MachXO3D  Added CRESET_B to Crosslink I²C.  Updated items under I²C Port Devices  Added Platform Manager II.  Changed order of ispPAC.  Updated items under I²C Port Devices.  Changed Power Manager II to Platform Manager II and updated I2C: SDA value.  Changed ASC to L-ASC10  Updated footnote 4 to include ispClock devices.  Adjusted trademarks.
Revision History	Updated format.
Back cover	Updated template.

© 2009-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

21



— Minor editorial changes	
---------------------------	--

### **Revision 26.1, May 2018**

Section	Change Summary
All	Corrected entries in the Slave SPI Port Devices section of Table 6.1.

#### Revision 26.0, April 2018

Section	Change Summary
All	<ul> <li>Changed document number from UG48 to FPGA-UG-02024.</li> <li>Updated document template.</li> </ul>
Programming Cables	Removed redundant information and changed link to www/latticesemi.com/software.
Programming Cable Pin Definitions	Updated Programming Cable Pin names in Table 3.1. Programming Cable Pin Definitions.
Programming Flywire and Connection Reference	Replaced Table 2. Flywire Conversion Reference and Table 3 Recommended Pin Connections with a single Table 6.1 Pin and Cable Reference.
Ordering Information	Moved Table 10.1. Programming Cable Feature Summary under Ordering Information.

### Revision 25.0, November 2016

Section	Change Summary
Programming Flywire and	Revised Table 3, Recommended Pin Connections. Added CrossLink device.
Connection Reference	

### Revision 24.9, October 2015

Section	Change Summary
Programming Flywire and	Revised Table 3, Recommended Pin Connections.
Connection Reference	Added CRESET-B column.
	Added iCE40 UltraLite device.
Technical Support Assistance	Updated Technical Support Assistance information.

### Revision 24.8, March 2015

Section	Change Summary
Programming Cable Pin	Revised description of INIT in Table 1, Programming Cable Pin Definitions.
Definitions	

### Revision 24.7, January 2015

Section	Change Summary
Programming Cable Pin Definitions	<ul> <li>In Table 1, Programming Cable Pin Definitions, ispEN/Enable/PROG changed to ispEN/Enable/PROG/SN and its description revised.</li> <li>Updated Figure 2, Programming Cable In-System Programming Interface for the PC</li> </ul>
	(HW-USBN-2B).
Programming Cable ispEN Pin	In Table 4, Programming Cable Feature Summary, HW-USBN-2B marked as available for order.
Ordering Information	HW-USBN-2A changed to HW- USBN-2B.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without hotice.

FPGA-UG-02042-26.6

© 2009-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



### **Revision 24.6, July 2014**

C101011 2 110) 5 41 7 202 1	
Section	Change Summary
All	Changed document title from ispDOWNLOAD Cables to Programming Cables User's Guide.
Programming Cable Pin Definitions	Updated Table 3, Recommended Pin Connections. Added ECP5, iCE40LM, iCE40 Ultra, and MachXO3 device families.
Target Board Design Considerations	Updated section. Updated FAQ link on ispVM tool control of TCK duty cycle and/or frequency.
Technical Support Assistance	Updated Technical Support Assistance information.

### Revision 24.5, October 2012

Section	Change Summary
Programming Flywire and Connection Reference	Added iCE40 configuration port pin names to the Flywire Conversion Reference table.
Programming Flywire and Connection Reference	Added iCE40 information to Recommended Cable Connections table.

### Revision 24.4, February 2012

Section	Change Summary
All	Updated document with new corporate logo.

### Revision 24.3, November 2011

Section	Change Summary
All	Document transferred to user's guide format.
Features	Added Figure USB Cable – HW-USBN-2A.
Programming Flywire and Connection Reference	Updated Recommended Cable Connections table for MachXO2 devices.
Target Board Design Considerations	Updated section.
Appendix A	Added section.

### Revision 24.2, October 2009

Section	Change Summary
All	Added information related to the physical specifications of the flywire connectors.

### **Revision 24.1, July 2009**

Nevision 2-11, 341, 2005	
Section	Change Summary
All	Added Target Board Design Considerations text section.
Programming Flywire and Connection Reference	Added section heading.

### **Previous Revisions**

Section	Change Summary
_	Previous Lattice releases.

© 2009-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



www.latticesemi.com