# Quad 2-Input Exclusive OR Gate


# High–Performance Silicon–Gate CMOS

The MC74HC86A is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with JEDEC Standard No. 7 A Requirements
- Chip Complexity: 56 FETs or 14 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

LOGIC DIAGRAM



 $\begin{array}{ll} Y = \ A \oplus B \\ = \overline{A}B + \ A\overline{B} \end{array} \qquad \begin{array}{ll} \text{PIN 14} = V_{CC} \\ \text{PIN 7} = \text{GND} \end{array}$ 



## **ON Semiconductor®**

http://onsemi.com




D SUFFIX CASE 751A

TSSOP-14 DT SUFFIX CASE 948G

### **PIN ASSIGNMENT**

A1 [	1•		□ v <sub>cc</sub>
B1 [	2	13	] B4
Y1 [	3	12	] A4
A2 [	4	11	] Y4
в2 [	5	10	] вз
Y2 [	6	9	] A3
GND [	7	8	] Y3

### MARKING DIAGRAMS



G or = Pb-Free Package

(Note: Microdot may be in either location)

### FUNCTION TABLE

Inp	Inputs		
Α	В	Y	
L	L	L	
L	н	н	
н	L	н	
Н	Н	L	

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
Vout	DC Output Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
l <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±50	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$  V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

+Derating: SOIC Package: - 7mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	(Figure 1)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High–Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}   \leq  20 \; \mu\text{A} \end{array}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	$\begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{split}$ $V_{in} &= V_{IH} \text{ or } V_{IL} \qquad  I_{out}  \leq 2.4 \ \text{mA} \end{split}$	2.0 4.5 6.0 3.0	1.9 4.4 5.9 2.48	1.9 4.4 5.9 2.34	1.9 4.4 5.9 2.20	V
		$v_{in} = v_{IH} \text{ or } v_{IL}$ $ l_{out}  \le 2.4 \text{ mA}$ $ l_{out}  \le 4.0 \text{ mA}$ $ l_{out}  \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$ \begin{aligned} V_{\text{in}} &= V_{\text{IH}} \text{ or } V_{\text{IL}} \\  I_{\text{out}}  &\leq 20 \; \mu \text{A} \end{aligned} $	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$ \begin{split} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} &   _{\text{out}}  \leq 2.4 \text{ mA} \\   _{\text{out}}  \leq 4.0 \text{ mA} \\   _{\text{out}}  \leq 5.2 \text{ mA} \end{split} $	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND	6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0 \ \mu A$	6.0	1.0	10	40	μΑ


### AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t, = t<sub>f</sub> = 6 ns)

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub> V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 3.0 4.5 6.0	100 80 20 17	125 90 25 21	150 110 31 26	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance	—	10	10	10	pF
			Typical	@ 25°C, V <sub>C</sub>	<sub>C</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Gate)*			33		pF

\* Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .







\*Includes all probe and jig capacitance

Figure 2. Test Circuit




Figure 3. Expanded Logic Diagram (1/4 of Device)

### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC74HC86ADG	SOIC-14 NB (Pb-Free)	55 Units / Rail
NLV74HC86ADG*	SOIC-14 NB (Pb-Free)	55 Units / Rail
MC74HC86ADR2G	SOIC-14 NB (Pb-Free)	2500 / Tape & Reel
NLV74HC86ADR2G*	SOIC-14 NB (Pb-Free)	2500 / Tape & Reel
MC74HC86ADTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NLV74HC86ADTR2G*	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

### PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B** 




- NOTES: 1. DIMENSIONING AND TOLERANCING PER
  - DIMENSIONING AND FOLERATIONS FET ANSI Y145M, 1982.
     CONTROLLING DIMENSION: MILLIMETER.
     DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  - EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.


  - REFERENCE ONLY.
    DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252 BSC	
Μ	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT



#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the inter

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative