

### FEATURES

- Throughput: 1.33 MSPS**
- 2.048 V internal reference**
- Differential input range:  $\pm V_{REF}$  ( $V_{REF}$  up to 2.5 V)**
- INL:  $\pm 1$  LSB typical**
- 16-bit resolution with no missing codes**
- SINAD: 88 dB typical @ 100 kHz**
- THD:  $-97$  dB typical @ 100 kHz**
- No pipeline delay (SAR architecture)**
- Parallel (16- or 8-bit bus) and serial 5 V/3.3 V/2.5 V interface**
- SPI<sup>®</sup>-/QSPI<sup>™</sup>-/MICROWIRE<sup>™</sup>-/DSP-compatible**
- 2.5 V single-supply operation**
- Power dissipation: 45 mW typical @ 1.33 MSPS**
- 48-lead LQFP and LFCSP\_VQ packages**
- Speed upgrade of the AD7677**

### APPLICATIONS

- Medical instruments
- High speed data acquisition
- Digital signal processing
- Communications
- Instrumentation
- Spectrum analysis
- ATE

### GENERAL DESCRIPTION

The AD7623 is a 16-bit, 1.33 MSPS, charge redistribution SAR, fully differential analog-to-digital converter (ADC) that operates from a single 2.5 V power supply. It contains a high speed 16-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and both serial and parallel system interface ports. Power consumption is automatically scaled with throughput, making it ideal for battery-powered applications. It is available in 48-lead, low profile quad flat package (LQFP) and a lead frame chip-scale (LFCSP\_VQ) package. Operation is specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. PuISAR Selection

Type/kSPS	100 to 250	500 to 570	800 to 1000	>1000
Pseudo Differential	AD7651	AD7650/52	AD7653	
True Bipolar	AD7660/61	AD7664/66	AD7667	
True Differential	AD7663	AD7665	AD7671	
18-Bit	AD7675	AD7676	AD7677	AD7621
Multichannel/ Simultaneous	AD7678	AD7679	AD7674	AD7623
		AD7654	AD7655	AD7641

### PRODUCT HIGHLIGHTS

1. **Fast Throughput.**  
The AD7623 is a 1.33 MSPS, charge redistribution, 16-bit SAR ADC.
2. **Superior Linearity.**  
The AD7623 has no missing 16-bit code.
3. **Internal Reference.**  
The AD7623 has a 2.048 V internal reference with a typical drift of  $\pm 7$  ppm/ $^{\circ}\text{C}$ .
4. **Single-Supply Operation.**  
The AD7623 operates from a 2.5 V single supply and typically dissipates 45 mW. Its power dissipation decreases with the throughput.
5. **Serial or Parallel Interface.**  
Versatile parallel (16- or 8-bit bus) or 2-wire serial interface arrangement compatible with 2.5 V, 3.3 V, or 5 V logic.

**TABLE OF CONTENTS**

Features .....	1	Analog Inputs .....	17
Applications.....	1	Driver Amplifier Choice .....	17
Functional Block Diagram .....	1	Voltage Reference Input .....	18
General Description .....	1	Power Supply.....	19
Product Highlights .....	1	Power Dissipation vs. Throughput .....	20
Specifications.....	3	Conversion Control .....	20
Timing Specifications.....	5	Interfaces.....	21
Serial Clock Timing Specifications .....	6	Digital Interface .....	21
Absolute Maximum Ratings.....	7	Parallel Interface.....	21
ESD Caution.....	7	Serial Interface .....	22
Pin Configuration and Function Descriptions.....	8	Master Serial Interface .....	22
Terminology .....	11	Slave Serial Interface .....	24
Typical Performance Characteristics .....	12	Microprocessor Interfacing.....	26
Theory of Operation .....	15	Application .....	27
Circuit Information.....	15	Layout .....	27
Converter Operation.....	15	Evaluating the AD7623 Performance .....	27
Transfer Functions.....	16	Outline Dimensions .....	28
Typical Connection Diagram .....	17	Ordering Guide .....	28

**REVISION HISTORY**

7/05—Revision 0: Initial Version

## SPECIFICATIONS

AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; V<sub>REF</sub> = 2.5 V; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	V <sub>IN+</sub> – V <sub>IN–</sub>	–V <sub>REF</sub>		+V <sub>REF</sub>	V
Operating Input Voltage	V <sub>IN+</sub> , V <sub>IN–</sub> to AGND	–0.1		AVDD <sup>1</sup>	V
Analog Input CMRR	f <sub>IN</sub> = 100 kHz		55		dB
Input Current	1.33 MSPS throughput		10		μA
Input Impedance <sup>2</sup>					
THROUGHPUT SPEED					
Complete Cycle				750	ns
Throughput Rate		0		1.33	MSPS
DC ACCURACY					
Integral Linearity Error <sup>3</sup>	V <sub>REF</sub> = 2.048 V, PDREF = high	–2	±1	+2	LSB <sup>4</sup>
No Missing Codes	V <sub>REF</sub> = 2.048 V, PDREF = high	16			Bits
Differential Linearity Error	V <sub>REF</sub> = 2.048 V, PDREF = high	–1		+2	LSB
Transition Noise	V <sub>REF</sub> = 2.5 V		0.70		LSB
Transition Noise	V <sub>REF</sub> = 2.048 V		0.82		LSB
Zero Error, T <sub>MIN</sub> to T <sub>MAX</sub> <sup>5</sup>		–30		+30	LSB
Zero Error Temperature Drift			±1		ppm/°C
Gain Error, T <sub>MIN</sub> to T <sub>MAX</sub> <sup>5</sup>		–0.38		+0.38	% of FSR
Gain Error Temperature Drift			±2		ppm/°C
Power Supply Sensitivity	AVDD = 2.5 V ± 5%		±2		LSB
AC ACCURACY					
Dynamic Range	f <sub>IN</sub> = 20 kHz		90		dB <sup>6</sup>
Signal-to-Noise	f <sub>IN</sub> = 20 kHz	88	89.5		dB
	f <sub>IN</sub> = 20 kHz, V <sub>REF</sub> = 2.048 V	86	88		dB
	f <sub>IN</sub> = 100 kHz		89		dB
Spurious-Free Dynamic Range	f <sub>IN</sub> = 20 kHz		97		dB
	f <sub>IN</sub> = 100 kHz		96		dB
Total Harmonic Distortion	f <sub>IN</sub> = 20 kHz		–97		dB
	f <sub>IN</sub> = 100 kHz		–95		dB
Signal-to-(Noise + Distortion)	f <sub>IN</sub> = 20 kHz	87.5	88.5		dB
	f <sub>IN</sub> = 20 kHz, V <sub>REF</sub> = 2.048 V		87.5		dB
	f <sub>IN</sub> = 100 kHz		88		dB
–3 dB Input Bandwidth			50		MHz
SAMPLING DYNAMICS					
Aperture Delay			1		ns
Aperture Jitter			5		ps rms
Transient Response	Full-scale step			50	ns
INTERNAL REFERENCE					
Output Voltage	PDREF = PDBUF = low REF @ 25°C	2.038	2.048	2.058	V
Temperature Drift	–40°C to +85°C		±7		ppm/°C
Line Regulation	AVDD = 2.5 V ± 5%		±15		ppm/V
Turn-On Settling Time	C <sub>REF</sub> = 10 μF		5		ms
REFBUF <sub>IN</sub> Output Voltage	REFBUF <sub>IN</sub> @ 25°C		1.2		V
REFBUF <sub>IN</sub> Output Resistance			6.33		kΩ

# AD7623

Parameter	Conditions	Min	Typ	Max	Unit
EXTERNAL REFERENCE Voltage Range Current Drain	PDREF = PDBUF = high REF 1.33 MSPS throughput	1.8	2.048 100	AVDD	V μA
REFERENCE BUFFER REFBUFIN Input Voltage Range	PDREF = high, PDBUF = low	1.05	1.2	1.30	V
TEMPERATURE PIN Voltage Output Temperature Sensitivity Output Resistance	@ 25°C		273 0.85 4.7		mV mV/°C kΩ
DIGITAL INPUTS Logic Levels V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub>		-0.3 1.7 -1 -1		+0.6 5.25 +1 +1	V V μA μA
DIGITAL OUTPUTS Data Format <sup>7</sup> Pipeline Delay <sup>8</sup> V <sub>OL</sub> V <sub>OH</sub>	I <sub>SINK</sub> = 500 μA I <sub>SOURCE</sub> = -500 μA			0.4	V V
POWER SUPPLIES Specified Performance AVDD DVDD OVDD Operating Current <sup>10</sup> AVDD <sup>11</sup> DVDD OVDD Power Dissipation <sup>10</sup> With Internal Reference <sup>11</sup> Without Internal Reference <sup>11</sup> In Power-Down Mode <sup>12</sup>	1.33 MSPS throughput With internal reference	2.37 2.37 2.30 <sup>9</sup>	2.5 2.5	2.63 2.63 3.6	V V V mA mA mA mW mW μW
TEMPERATURE RANGE <sup>13</sup> Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+85	°C

<sup>1</sup> When using an external reference. With the internal reference, the input range is from -0.1 V to V<sub>REF</sub>.

<sup>2</sup> See the Analog Inputs section.

<sup>3</sup> Linearity is tested using endpoints, not best fit. Tested with an external reference at 2.048 V.

<sup>4</sup> LSB means least significant bit. With the ±2.048 V input range, 1 LSB is 62.5 μV.

<sup>5</sup> See the Terminology section. These specifications do not include the error contribution from the external reference.

<sup>6</sup> All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.

<sup>7</sup> Parallel or serial 16-bit.

<sup>8</sup> Conversion results are available immediately after completed conversion.

<sup>9</sup> See the Absolute Maximum Ratings section.

<sup>10</sup> Tested in parallel reading mode.

<sup>11</sup> With internal reference, PDREF and PDBUF are low; without internal reference, PDREF and PDBUF are high.

<sup>12</sup> With all digital inputs forced to OVDD.

<sup>13</sup> Consult sales for extended temperature range.

## TIMING SPECIFICATIONS

AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; V<sub>REF</sub> = 2.5 V; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

**Table 3.**

Parameter	Symbol	Min	Typ	Max	Unit
<b>CONVERSION AND RESET (Refer to Figure 31 and Figure 32)</b>					
Convert Pulse Width	t <sub>1</sub>	15		70 <sup>1</sup>	ns
Time Between Conversions	t <sub>2</sub>	750			ns
$\overline{\text{CNVST}}$ Low to BUSY High Delay	t <sub>3</sub>			23	ns
BUSY High All Modes (Except Master Serial Read After Convert)	t <sub>4</sub>			560	ns
Aperture Delay	t <sub>5</sub>		1		ns
End of Conversion to BUSY Low Delay	t <sub>6</sub>	10			ns
Conversion Time	t <sub>7</sub>			560	ns
Acquisition Time	t <sub>8</sub>	125			ns
RESET Pulse Width	t <sub>9</sub>	15			ns
RESET Low to BUSY High Delay <sup>2</sup>	t <sub>38</sub>		10		ns
BUSY High Time from RESET Low <sup>2</sup>	t <sub>39</sub>		600		ns
<b>PARALLEL INTERFACE MODES (Refer to Figure 33 to Figure 35).</b>					
$\overline{\text{CNVST}}$ Low to DATA Valid Delay	t <sub>10</sub>			560	ns
DATA Valid to BUSY Low Delay	t <sub>11</sub>	2			ns
Bus Access Request to DATA Valid	t <sub>12</sub>			20	ns
Bus Relinquish Time	t <sub>13</sub>	2		15	ns
<b>MASTER SERIAL INTERFACE MODES<sup>3</sup> (Refer to Figure 37 and Figure 38)</b>					
$\overline{\text{CS}}$ Low to SYNC Valid Delay	t <sub>14</sub>			10	ns
$\overline{\text{CS}}$ Low to Internal SCLK Valid Delay <sup>3</sup>	t <sub>15</sub>			10	ns
$\overline{\text{CS}}$ Low to SDOUT Delay	t <sub>16</sub>			10	ns
$\overline{\text{CNVST}}$ Low to SYNC Delay	t <sub>17</sub>		263		ns
SYNC Asserted to SCLK First Edge Delay	t <sub>18</sub>	0.5			ns
Internal SCLK Period <sup>4</sup>	t <sub>19</sub>	8		12	ns
Internal SCLK High <sup>4</sup>	t <sub>20</sub>	2			ns
Internal SCLK Low <sup>4</sup>	t <sub>21</sub>	3			ns
SDOUT Valid Setup Time <sup>4</sup>	t <sub>22</sub>	1			ns
SDOUT Valid Hold Time <sup>4</sup>	t <sub>23</sub>	0			ns
SCLK Last Edge to SYNC Delay <sup>4</sup>	t <sub>24</sub>	0			ns
$\overline{\text{CS}}$ High to SYNC HI-Z	t <sub>25</sub>			10	ns
$\overline{\text{CS}}$ High to Internal SCLK HI-Z	t <sub>26</sub>			10	ns
$\overline{\text{CS}}$ High to SDOUT HI-Z	t <sub>27</sub>			10	ns
BUSY High in Master Serial Read after Convert <sup>4</sup>	t <sub>28</sub>		See Table 4		
$\overline{\text{CNVST}}$ Low to SYNC Asserted Delay	t <sub>29</sub>		500		ns
SYNC Deasserted to BUSY Low Delay	t <sub>30</sub>		13		ns
<b>SLAVE SERIAL INTERFACE MODES<sup>3</sup> (Refer to Figure 40 and Figure 41)</b>					
External SCLK Setup Time	t <sub>31</sub>	5			ns
External SCLK Active Edge to SDOUT Delay	t <sub>32</sub>	1		8	ns
SDIN Setup Time	t <sub>33</sub>	5			ns
SDIN Hold Time	t <sub>34</sub>	5			ns
External SCLK Period	t <sub>35</sub>	12.5			ns
External SCLK High	t <sub>36</sub>	5			ns
External SCLK Low	t <sub>37</sub>	5			ns

<sup>1</sup> See the Conversion Control section.

<sup>2</sup> See the Digital Interface and RESET sections.

<sup>3</sup> In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise, the load is 60 pF maximum.


<sup>4</sup> In serial master read during convert mode. See Table 4 for serial master read after convert mode timing specifications.

# AD7623

## SERIAL CLOCK TIMING SPECIFICATIONS

Table 4. Serial Clock Timings in Master Read After Convert Mode


DIVSCLK[1] DIVSCLK[0]	Symbol	0 0	0 1	1 0	1 1	Unit
SYNC to SCLK First Edge Delay Minimum	$t_{18}$	0.5	3	3	3	ns
Internal SCLK Period Minimum	$t_{19}$	8	16	32	64	ns
Internal SCLK Period Maximum	$t_{19}$	12	25	50	100	ns
Internal SCLK High Minimum	$t_{20}$	2	6	15	31	ns
Internal SCLK Low Minimum	$t_{21}$	3	7	16	32	ns
SDOUT Valid Setup Time Minimum	$t_{22}$	1	5	5	5	ns
SDOUT Valid Hold Time Minimum	$t_{23}$	0	0.5	10	28	ns
SCLK Last Edge to SYNC Delay Minimum	$t_{24}$	0	0.5	9	26	ns
BUSY High Width Maximum	$t_{28}$	0.780	1.000	1.440	2.320	$\mu$ s



NOTE  
IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND  
SDOUT ARE DEFINED WITH A MAXIMUM LOAD.  
 $C_L$  OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

05574-002

Figure 2. Load Circuit for Digital Interface Timing,  
SDOUT, SYNC, and SCLK Outputs,  $C_L = 10$  pF



05574-003

Figure 3. Voltage Reference Levels for Timing

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Analog Inputs/Outputs IN+ <sup>1</sup> , IN–, REF, REFBUF <sup>1</sup> , TEMP, INGND, REFGND to AGND	AVDD + 0.3 V to AGND – 0.3 V
Ground Voltage Differences AGND, DGND, OGND	±0.3 V
Supply Voltages	
AVDD, DVDD	–0.3 V to +2.7 V
OVDD	–0.3 V to +3.8 V
AVDD to DVDD	±2.8 V
AVDD to OVDD	+2.8 V to –3.8 V
OVDD to DVDD <sup>2</sup>	≤ +0.3 V if DVDD < 2.3 V
Digital Inputs	–0.3 V to +5.5 V
PDREF, PDBUF <sup>3</sup>	±20 mA
Internal Power Dissipation <sup>4</sup>	700 mW
Internal Power Dissipation <sup>5</sup>	2.5 W
Junction Temperature	125°C
Storage Temperature Range	–65°C to +125°C

<sup>1</sup> See the Analog Inputs section.

<sup>2</sup> See the Power Supply section.

<sup>3</sup> See the Voltage Reference Input section.

<sup>4</sup> Specification is for the device in free air: 48-Lead LQFP;  $\theta_{JA} = 91^\circ\text{C}/\text{W}$ ,  
 $\theta_{JC} = 30^\circ\text{C}/\text{W}$ .

<sup>5</sup> Specification is for the device in free air: 48-Lead LFCSP;  $\theta_{JA} = 26^\circ\text{C}/\text{W}$ .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1, 41, 42	AGND	P	Analog Power Ground Pin.
2, 44	AVDD	P	Input Analog Power Pins. Nominally 2.5 V.
3, 40	NC		No Connect.
4	BYTESWAP	DI	Parallel Mode Selection (8-Bit/16-Bit). When high, the LSB is output on D[15:8] and the MSB is output on D[7:0]; when low, the LSB is output on D[7:0] and the MSB is output on D[15:8].
5	OB/ $\overline{2C}$	DI	Straight Binary/Binary Twos Complement Output. When high, the digital output is straight binary; when low, the MSB is inverted resulting in a twos complement output from its internal shift register.
6, 7	DGND	P	Digital Power Ground.
8	SER/ $\overline{PAR}$	DI	Serial/Parallel Selection Input. When high, the serial interface is selected and some bits of the data bus are used as a serial port; the remaining data bits are high impedance outputs. When SER/ $\overline{PAR}$ = low, the parallel port is selected.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel Port Data Output Bus.
11, 12	D[2:3] or DIVSCLK[0:1]	DI/O	When SER/ $\overline{PAR}$ = low, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus. When SER/ $\overline{PAR}$ = high, serial clock division selection. When using serial master read after convert mode (EXT/ $\overline{INT}$ = low, RDC/SDIN = low), these inputs can be used to slow down the internally generated serial clock that clocks the data output. In other serial modes, these pins are high impedance outputs.
13	D4 or EXT/ $\overline{INT}$	DI/O	When SER/ $\overline{PAR}$ = low, this output is used as Bit 4 of the parallel port data output bus. When SER/ $\overline{PAR}$ = high, serial clock source select. This input is used to select the internally generated (master ) or external (slave) serial data clock. When EXT/ $\overline{INT}$ = low, master mode. The internal serial clock is selected on SCLK output. When EXT/ $\overline{INT}$ = high, slave mode. The output data is synchronized to an external clock signal, gated by $\overline{CS}$ , connected to the SCLK input.
14	D5 or INVSCLK	DI/O	When SER/ $\overline{PAR}$ = low, this output is used as Bit 5 of the parallel port data output bus. When SER/ $\overline{PAR}$ = high, invert sync select. In serial master mode (EXT/ $\overline{INT}$ = low), this input is used to select the active state of the SYNC signal. When INVSCLK = low, SYNC is active high. When INVSCLK = high, SYNC is active low.
15	D6 or INVSCLK	DI/O	When SER/ $\overline{PAR}$ = low, this output is used as Bit 6 of the parallel port data output bus. Invert SCLK Select. In all serial modes, this input is used to invert the SCLK signal.



Pin No.	Mnemonic	Type <sup>1</sup>	Description
16	D7 or RDC  or SDIN	DI/O	<p>Bit 7 of the Parallel Port Data Output Bus.</p> <p>When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = high, read during convert. When using serial master mode (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = low), RDC is used to select the read mode.</p> <p>When RDC = high, the previous conversion result is read during current conversion and the period of SCLK changes (see the Master Serial Interface section).</p> <p>When RDC = low (read after convert), the current result is read after conversion.</p> <p>Serial Data In. When using serial slave mode, (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = high), SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOOUT line. The digital data level on SDIN is output on SDOOUT with a delay of 16 SCLK periods after the initiation of the read sequence.</p>
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (2.5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 2.5 V.
20	DGND	P	Digital Power Ground.
21	D8 or SDOOUT	DO	<p>When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = low, this output is used as Bit 8 of the parallel port data output bus.</p> <p>When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = high, serial data output. In serial mode, this pin is used as the serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7623 provides the conversion result, MSB first, from its internal shift register. The data format is determined by the logic level of <math>\overline{\text{OB/}\overline{\text{2C}}}</math>.</p> <p>In master mode, (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = low). SDOOUT is valid on both edges of SCLK.</p> <p>In slave mode, (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = high):</p> <p>When <math>\overline{\text{INV/}\overline{\text{SCLK}}}</math> = low, SDOOUT is updated on SCLK rising edge and valid on the next falling edge.</p> <p>When <math>\overline{\text{INV/}\overline{\text{SCLK}}}</math> = high, SDOOUT is updated on SCLK falling edge and valid on the next rising edge.</p>
22	D9 or SCLK	DI/O	<p>Parallel Port Data Output Bus Bit 9. When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = low, this output is used as Bit 9 of the parallel port data output bus.</p> <p>Serial Clock. When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = high, serial clock. In all serial modes, this pin is used as the serial data clock input or output, dependent on the logic state of the <math>\overline{\text{EXT/}\overline{\text{INT}}}</math> pin. The active edge where the data SDOOUT is updated depends on the logic state of the <math>\overline{\text{INV/}\overline{\text{SCLK}}}</math> pin.</p>
23	D10 or SYNC	DO	<p>When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = low, this output is used as Bit 10 of the parallel port data output bus.</p> <p>When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = high, frame synchronization. In serial master mode (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = low), this output is used as a digital output frame synchronization for use with the internal data clock.</p> <p>When a read sequence is initiated and <math>\overline{\text{INV/}\overline{\text{SYNC}}}</math> = low, SYNC is driven high and remains high while SDOOUT output is valid.</p> <p>When a read sequence is initiated and <math>\overline{\text{INV/}\overline{\text{SYNC}}}</math> = high, SYNC is driven low and remains low while SDOOUT output is valid.</p>
24	D11 or RDERROR	DO	<p>Parallel Port Data Output Bus Bit 11. When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = low, this output is used as Bit 11 of the parallel port data output bus.</p> <p>Read Error. When <math>\overline{\text{SER/}\overline{\text{PAR}}}</math> = high, read error. In serial slave mode (<math>\overline{\text{EXT/}\overline{\text{INT}}}</math> = high), this output is used as an incomplete read error flag. If a data read is started and not completed when the current conversion is complete, the current data is lost and RDERROR is pulsed high.</p>
25 to 28	D[12:15]	DO	Bit 12 to Bit 15 of the Parallel Port Data Output Bus.
29	BUSY	DO	Busy Output. Transitions high when a conversion is started, and remains high until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used as a data ready clock signal.
30	DGND	P	Digital Power Ground.
31	$\overline{\text{RD}}$	DI	Read Data. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both low, the interface parallel or serial output bus is enabled.
32	$\overline{\text{CS}}$	DI	Chip Select. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both low, the interface parallel or serial output bus is enabled. $\overline{\text{CS}}$ is also used to gate the external clock in slave serial mode.
33	RESET	DI	Reset Input. When high, reset the AD7623. Current conversion if any is aborted. Falling edge of RESET enables the calibration mode indicated by pulsing BUSY high. Refer to the Digital Interface section. If not used, this pin can be tied to DGND.
34	PD	DI	Power-Down Input. When high, power down the ADC. Power consumption is reduced and conversions are inhibited after the current one is completed.

# AD7623

Pin No.	Mnemonic	Type <sup>1</sup>	Description
35	CNVST	DI	Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and initiates a conversion.
36	AGND	P	Analog Power Ground Pin.
37	REF	AI/O	Reference Output/Input. When PDREF/PDBUF = low, the internal reference and buffer are enabled, producing 2.048 V on this pin. When PDREF/PDBUF = high, the internal reference and buffer are disabled, allowing an externally supplied voltage reference up to AVDD volts. Decoupling is required with or without the internal reference and buffer. Refer to the Voltage Reference Input section.
38	REFGND	AI	Reference Input Analog Ground.
39	IN-	AI	Differential Negative Analog Input.
43	IN+	AI	Differential Positive Analog Input.
45	TEMP	AO	Temperature Sensor Analog Output.
46	REFBUFIN	AI/O	Internal Reference Output/Reference Buffer Input. When PDREF/PDBUF = low, the internal reference and buffer are enabled, producing the 1.2 V (typical) band gap output on this pin, which needs external decoupling. The internal fixed gain reference buffer uses this to produce 2.048V on the REF pin. When using an external reference with the internal reference buffer (PDBUF = low, PDREF = high), applying 1.2 V on this pin produces 2.048 V on the REF pin. Refer to the Voltage Reference Input section.
47	PDREF	DI	Internal Reference Power-Down Input. When low, the internal reference is enabled. When high, the internal reference is powered down, and an external reference must be used.
48	PDBUF	DI	Internal Reference Buffer Power-Down Input. When low, the buffer is enabled (must be low when using internal reference). When high, the buffer is powered-down.

<sup>1</sup> AI = analog input; AI/O = bidirectional analog; AO = analog output; DI = digital input; DI/O = bidirectional digital; DO = digital output; P = power.

## TERMINOLOGY

### Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full-scale through positive full-scale. The point used as negative full-scale occurs ½ LSB before the first code transition. Positive full-scale is defined as a level 1½ LSBs beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

### Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### Gain Error

The first transition (from 000...00 to 000...01) should occur for an analog voltage ½ LSB above the nominal negative full-scale (–2.0479688 V for the ±2.048 V range). The last transition (from 111...10 to 111...11) should occur for an analog voltage 1½ LSBs below the nominal full-scale (2.0479531 V for the ±2.048 V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

### Zero Error

The zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

### Dynamic Range

Dynamic range is the ratio of the rms value of the full-scale to the rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

### Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

### Signal-to-(Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

### Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

### Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and is expressed in bits by

$$ENOB = [(SINAD_{dB} - 1.76)/6.02]$$

### Aperture Delay

Aperture delay is a measure of the acquisition performance measured from the falling edge of the  $\overline{CNVST}$  input to when the input signal is held for a conversion.

### Transient Response

The time required for the AD7623 to achieve its rated accuracy after a full-scale step function is applied to its input.

### Reference Voltage Temperature Coefficient

Reference voltage temperature coefficient is derived from the typical shift of output voltage at 25°C on a sample of parts at the maximum and minimum reference output voltage ( $V_{REF}$ ) measured at  $T_{MIN}$ ,  $T(25^\circ\text{C})$ , and  $T_{MAX}$ . It is expressed in ppm/°C as

$$TCV_{REF} (\text{ppm}/^\circ\text{C}) = \frac{V_{REF} (Max) - V_{REF} (Min)}{V_{REF} (25^\circ\text{C}) \times (T_{MAX} - T_{MIN})} \times 10^6$$

where:

$V_{REF} (Max)$  = maximum  $V_{REF}$  at  $T_{MIN}$ ,  $T(25^\circ\text{C})$ , or  $T_{MAX}$ .

$V_{REF} (Min)$  = minimum  $V_{REF}$  at  $T_{MIN}$ ,  $T(25^\circ\text{C})$ , or  $T_{MAX}$ .

$V_{REF} (25^\circ\text{C})$  =  $V_{REF}$  at 25°C.

$T_{MAX}$  = +85°C.

$T_{MIN}$  = –40°C.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Integral Nonlinearity vs. Code




Figure 8. Differential Nonlinearity vs. Code




Figure 6. Histogram of 261,120 Conversions of a DC Input at the Code Center (External 2.5V Reference)




Figure 9. Histogram of 261,120 Conversions of a DC Input at the Code Center (Internal Reference)




Figure 7. Typical Reference Voltage Output vs. Temperature (3 Units)




Figure 10. Zero Error, Positive and Negative Full Scale vs. Temperature




Figure 11. FFT 20 kHz




Figure 14. FFT 100 kHz




Figure 12. SNR, SINAD and ENOB vs. Frequency




Figure 15. SNR, SINAD, and ENOB vs. Temperature




Figure 13. THD, Harmonics, and SFDR vs. Frequency




Figure 16. THD, Harmonics, and SFDR vs. Temperature




Figure 17. SNR and SINAD vs. Input Level (Referred to Full Scale)




Figure 19. Operating Currents vs. Sample Rate




Figure 18. Power-Down Operating Currents vs. Temperature




Figure 20. Typical Delay vs. Load Capacitance  $C_L$

## THEORY OF OPERATION




Figure 21. ADC Simplified Schematic

### CIRCUIT INFORMATION

The AD7623 is a very fast, low power, single-supply, precise, 16-bit analog-to-digital converter (ADC) using successive approximation architecture. The AD7623 is capable of converting 1,330,000 samples per second (1.33 MSPS).

The AD7623 provides the user with an on-chip track-and-hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7623 can be operated from a single 2.5 V supply and be interfaced to either 5 V, 3.3 V, or 2.5 V digital logic. It is housed in 48-lead LQFP or tiny LFCSP packages that combine space savings with flexibility, allowing the AD7623 to be configured as either a serial or parallel interface. The AD7623 is pin-to-pin-compatible with, and a speed upgrade of, the AD7677.

### CONVERTER OPERATION

The AD7623 is a successive approximation ADC based on a charge redistribution DAC. Figure 21 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to AGND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on IN+ and IN- inputs. A conversion phase is initiated once the acquisition phase is complete and the CNVST input goes low. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between the inputs (IN+ and IN-) captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND and REF, the comparator input varies by binary weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$  through  $V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition.

After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.

The AD7623 automatically powers down circuits after conversion, making the AD7623 ideal for battery-powered applications.

# AD7623

## TRANSFER FUNCTIONS

Using the  $\overline{OB/2C}$  digital input, the AD7623 offers two output codings: straight binary and twos complement. The LSB size with  $V_{REF} = 2.048\text{ V}$  is  $2 \times V_{REF}/65536$ , which is  $62.5\ \mu\text{V}$ . Refer to Figure 22 and Table 7 for the ideal transfer characteristic.





Figure 22. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

Description	Analog Input $V_{REF} = 2.048\text{ V}$	Digital Output Code	
		Straight Binary	Twos Complement
FSR - 1 LSB	+2.047938 V	0xFFFF <sup>1</sup>	0x7FFF <sup>1</sup>
FSR - 2 LSB	+2.047875 V	0xFFFE	0x7FFE
Midscale + 1 LSB	+62.5 $\mu\text{V}$	0x8001	0x0001
Midscale	0 V	0x8000	0x0000
Midscale - 1 LSB	-62.5 $\mu\text{V}$	0x7FFF	0xFFFF
-FSR + 1 LSB	-2.047938 V	0x0001	0x8001
-FSR	-2.048 V	0x0000 <sup>2</sup>	0x8000 <sup>2</sup>

<sup>1</sup> This is also the code for overrange analog input ( $V_{IN+} - V_{IN-}$  above  $V_{REF} - V_{REFGND}$ ).

<sup>2</sup> This is also the code for underrange analog input ( $V_{IN+} - V_{IN-}$  below  $-V_{REF} + V_{REFGND}$ ).



1. SEE ANALOG INPUT SECTION.
2. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
3. THE CONFIGURATION SHOWN IS USING THE INTERNAL REFERENCE. SEE VOLTAGE REFERENCE INPUT SECTION.
4. A  $10\ \mu\text{F}$  CERAMIC CAPACITOR (X5R, 1206 SIZE) IS RECOMMENDED (FOR EXAMPLE, PANASONIC ECJ3YB0J106M).  
SEE VOLTAGE REFERENCE INPUT SECTION.
5. OPTION, SEE POWER SUPPLY SECTION.
6. OPTION, SEE POWER-UP SECTION.
7. OPTIONAL LOW JITTER  $\overline{CNVST}$ , SEE CONVERSION CONTROL SECTION.

Figure 23. Typical Connection Diagram



## TYPICAL CONNECTION DIAGRAM

Figure 23 shows a typical connection diagram for the AD7623. Different circuitry from that shown in this diagram are optional and are discussed in the Analog Inputs section.

## ANALOG INPUTS

Figure 24 shows an equivalent circuit of the input structure of the AD7623.

The two diodes,  $D_1$  and  $D_2$ , provide ESD protection for the analog inputs,  $IN+$  and  $IN-$ . Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V, because this causes the diodes to become forward-biased and to start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's  $U1$  or  $U2$  supplies are different from  $AVDD$ . In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.




Figure 24. AD7623 Simplified Analog Input

The analog inputs of the AD7623 are a true differential structure. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 25, representing the typical CMRR over frequency with internal and external references.




Figure 25. Analog Input CMRR vs. Frequency

During the acquisition phase for ac signals, the impedance of the analog inputs,  $IN+$  and  $IN-$ , can be modeled as a parallel combination of Capacitor  $C_{PIN}$  and the network formed by the series connection of  $R_{IN}$  and  $C_{IN}$ .  $C_{PIN}$  is primarily the pin capacitance.  $R_{IN}$  is typically 350  $\Omega$  and is a lumped component

comprised of some serial resistors and the on resistance of the switches.  $C_{IN}$  is typically 12 pF and is primarily the ADC sampling capacitor. During the conversion phase, when the switches are opened, the input impedance is limited to  $C_{PIN}$ .  $R_{IN}$  and  $C_{IN}$  make a one-pole, low-pass filter that has a typical  $-3$  dB cutoff frequency of 50 MHz, thereby reducing an undesirable aliasing effect while limiting noise from the inputs.

Since the input impedance of the AD7623 is very high, the AD7623 can be directly driven by a low impedance source without gain error. To further improve the noise filtering achieved by the AD7623 analog input circuit, an external, one-pole RC filter between the amplifier's outputs and the ADC analog inputs can be used, as shown in Figure 23. However, large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency, as shown in Figure 26.




Figure 26. THD vs. Analog Input Frequency and Source Resistance

## DRIVER AMPLIFIER CHOICE

Although the AD7623 is easy to drive, the driver amplifier must meet the following requirements:

- Together, the driver amplifier and the AD7623 analog input circuit must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection. The AD8021 op amp, which combines ultralow noise and high gain bandwidth, meets this settling time requirement even when used with gains up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible to preserve the SNR and transition noise performance of the AD7623. The noise coming from the driver is filtered by the AD7623 analog input circuit

# AD7623

one-pole, low-pass filter made by  $R_{IN}$  and  $C_{IN}$  or by the external filter, if one is used. The SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left( \frac{53}{\sqrt{2809 + \pi f_{-3dB} (Ne_N)^2}} \right)$$

where:

$f_{-3dB}$  is the input bandwidth of the AD7623 (50 MHz) or the cutoff frequency of the input filter (16 MHz), if one is used.

$N$  is the noise factor of the amplifier (+1 in buffer configuration).

$e_N$  is the equivalent input voltage noise density of the op amp, in  $nV/\sqrt{Hz}$ .

For instance, a driver with an equivalent input noise density of  $2.1 nV/\sqrt{Hz}$ , like the AD8021 with a noise gain of +1 when configured as a buffer, degrades the SNR by only 0.33 dB when using the RC filter in Figure 23, and by 1 dB without using it.

- The driver needs to have a THD performance suitable to that of the AD7623. Figure 13 gives the THD vs. frequency that the driver should exceed.

The AD8021 meets these requirements and is appropriate for almost all applications. The AD8021 needs a 10 pF external compensation capacitor that should have good linearity as an NPO ceramic or mica type. Moreover, the use of a noninverting +1 gain arrangement is recommended and helps to obtain the best signal-to-noise ratio.

The AD8022 can also be used when a dual version is needed and a gain of 1 is present. The AD829 is an alternative in applications where high frequency (above 100 kHz) performance is not required.

In applications with a gain of 1, an 82 pF compensation capacitor is required. The AD8610 is an option when low bias current is needed in low frequency applications.

## Single-to-Differential Driver

For applications using unipolar analog signals, a single-ended-to-differential driver, as shown in Figure 27, allows for a differential input into the part. This configuration, when provided an input signal of 0 to  $V_{REF}$ , produces a differential  $\pm V_{REF}$  with midscale at  $V_{REF}/2$ . The one-pole filter using  $R = 10 \Omega$  and  $C = 1 nF$  provides a corner frequency of 16 MHz.

If the application can tolerate more noise, the AD8139 differential driver can be used.




Figure 27. Single-Ended-to-Differential Driver Circuit (Internal Reference Buffer Used)

## VOLTAGE REFERENCE INPUT

The AD7623 allows the choice of either a very low temperature drift internal voltage reference or an external reference.

Unlike many ADCs with internal references, the internal reference of the AD7623 provides excellent performance and can be used in almost all applications.

### Internal Reference (PDBUF = Low, PDREF = Low)

To use the internal reference, the PDREF and PDBUF inputs must be low. This produces a 1.2 V band gap output on REFBUFIN which, amplified by the internal buffer, results in a 2.048 V reference on the REF pin.

The internal reference is temperature-compensated to  $2.048 V \pm 10 mV$ . The reference is trimmed to provide a typical drift of 7 ppm/°C. This typical drift characteristic is shown in Figure 7.

The output resistance of the REFBUFIN is 6.33 kΩ (minimum) when the internal reference is enabled. It is necessary to decouple this with a ceramic capacitor greater than 100 nF. Thus, the capacitor provides an RC filter for noise reduction.

Since the output impedance of REFBUFIN is typically 6.33 kΩ, relative humidity (among other industrial contaminants) can directly affect the drift characteristics of the reference. Typically, a guard ring is used to reduce the effects of drift under such circumstances. However, since the AD7623 has a fine lead pitch, guarding this node is not practical. Therefore, in these industrial and other types of applications, it is recommended to use a conformal coating, such as Dow Corning 1-2577 or Humiseal 1B73.

### External 1.2 V Reference and Internal Buffer (PDREF = High, PDBUF = Low)

To use an external reference with the internal buffer, PDREF should be high and PDBUF should be low. This powers down the internal reference and allows the 1.2 V reference to be applied to REFBUFIN.

### External Reference (PDBUF = High, PRBUF = High)

To use an external reference directly on the REF pin, PDREF and PDBUF should both be high. PDREF and PDBUF power down the internal reference and the internal reference buffer, respectively.

For improved drift performance, an external reference, such as the AD780 or ADR431, can be used. The advantages of directly using the external voltage reference are:

- SNR and dynamic range improvement (about 1.7 dB) resulting from the use of a reference voltage very close to the supply (2.5 V) instead of a typical 2.048 V reference when the internal reference is used. This is calculated by

$$SNR = 20 \log \left( \frac{2.50}{2.048} \right)$$

- Power savings when the internal reference is powered down (PBREF = PDBUF = high).

### Reference Decoupling

Whether using an internal or external reference, the AD7623 voltage reference input (REF) has a dynamic input impedance; therefore, it should be driven by a low impedance source with efficient decoupling between the REF and REFGND inputs. This decoupling depends on the choice of the voltage reference, but usually consists of a low ESR capacitor connected to REF and REFGND with minimum parasitic inductance. A 10  $\mu\text{F}$  (X5R, 1206 size) ceramic chip capacitor (or 47  $\mu\text{F}$  tantalum capacitor) is appropriate when using either the internal reference or one of these recommended reference voltages:

- The low noise, low temperature drift ADR431 and AD780
- The low power ADR291
- The low cost AD1582

The placement of the reference decoupling is also important to the performance of the AD7623. The decoupling capacitor should be mounted on the same side as the ADC right at the REF pin with a thick PCB trace. The REFGND should also connect to the reference decoupling capacitor with the shortest distance.

For applications that use multiple AD7623 devices, it is more effective to use the internal reference buffer to buffer the reference voltage.

The voltage reference temperature coefficient (TC) directly impacts full scale; therefore, in applications where full-scale accuracy matters, care must be taken with the TC. For instance, a  $\pm 15$  ppm/ $^{\circ}\text{C}$  TC of the reference changes full-scale by  $\pm 1$  LSB/ $^{\circ}\text{C}$ .

### Temperature Sensor

The TEMP pin measures the temperature of the AD7623. To improve the calibration accuracy over the temperature range, the output of the TEMP pin is applied to one of the inputs of the analog switch (such as ADG779), and the ADC itself is used to measure its own temperature. This configuration is shown in Figure 28.




Figure 28. Use of the Temperature Sensor

### POWER SUPPLY

The AD7623 uses three sets of power supply pins: an analog 2.5 V supply AVDD, a digital 2.5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.3 V and 5.25 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in Figure 23.

### Power Sequencing

The AD7623 is independent of power supply sequencing once OVDD does not exceed DVDD by more than 0.3 V until DVDD = 2.3 V during any time; for instance, at power-up or power-down (see the Absolute Maximum Ratings section). Additionally, it is very insensitive to power supply variations over a wide frequency range as shown in Figure 29.




Figure 29. PSRR vs. Frequency

## Power-Up

At power-up, or returning to operational mode from the power-down mode (PD = high), the AD7623 engages an initialization process. During this time, the first 128 conversions should be ignored or the RESET input could be pulsed to engage a faster initialization process. Refer to the Digital Interface section for RESET and timing details.

A simple power-on reset circuit, as shown in Figure 23, can be used to minimize the digital interface. As OVDD powers up, the capacitor is shorted and brings RESET high; it is then charged, returning RESET to low. However, this circuit only works when powering up the AD7623 because the power-down mode (PD = high) does not power down any of the supplies. As a result, RESET is low.

## POWER DISSIPATION VS. THROUGHPUT

The AD7623 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows a significant power savings when the conversion rate is reduced (see Figure 30). This feature makes the AD7623 ideal for very low power, battery-operated applications.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, drive the digital inputs close to the power rails (that is, OVDD and OGND).




Figure 30. Power Dissipation vs. Sample Rate

## CONVERSION CONTROL

The AD7623 is controlled by the  $\overline{\text{CNVST}}$  input. A falling edge on  $\overline{\text{CNVST}}$  is all that is necessary to initiate a conversion. Detailed timing diagrams of the conversion process are shown in Figure 31. Once initiated, it cannot be restarted or aborted, even by the power-down input, PD, until the conversion is complete. The  $\overline{\text{CNVST}}$  signal operates independently of  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals.




Figure 31. Basic Conversion Timing

For optimal performance, the rising edge of  $\overline{\text{CNVST}}$  should not occur after the maximum  $\overline{\text{CNVST}}$  low time,  $t_1$ , or until the end of conversion.

Although  $\overline{\text{CNVST}}$  is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot, undershoot, or ringing.

The  $\overline{\text{CNVST}}$  trace should be shielded with ground, and a low value (such as 50  $\Omega$ ) serial resistor termination should be added close to the output of the component that drives this line. Also, a 60 pF capacitor is recommended to further reduce the effects of overshoot and undershoot, as shown in Figure 23.

For applications where SNR is critical, the  $\overline{\text{CNVST}}$  signal should have very low jitter. This can be achieved by using a dedicated oscillator for  $\overline{\text{CNVST}}$  generation, or by clocking  $\overline{\text{CNVST}}$  with a high frequency, low jitter clock, as shown in Figure 23.

## INTERFACES

### DIGITAL INTERFACE

The AD7623 has a versatile digital interface that can be set up as either a serial or parallel interface with the host system. The serial interface is multiplexed on the parallel data bus. The AD7623 digital interface also accommodates 2.5 V, 3.3 V, or 5 V logic with either OVDD at 2.5 V or 3.3 V. OVDD defines the logic high output voltage. In most applications, the OVDD supply pin of the AD7623 is connected to the host system interface 2.5 V or 3.3 V digital supply. Finally, by using the  $\overline{\text{OB}}/\overline{2\text{C}}$  input pin, both twos complement or straight binary coding can be used.

The two signals,  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$ , control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually,  $\overline{\text{CS}}$  allows the selection of each AD7623 in multicircuit applications and is held low in a single AD7623 design.  $\overline{\text{RD}}$  is generally used to enable the conversion result on the data bus.

### RESET

The RESET input is used to reset the AD7623 and generate a fast initialization. A rising edge on RESET aborts the current conversion (if any) and tristates the data bus. The falling edge of RESET clears the data bus and engages the initialization process indicated by pulsing BUSY high. Conversions can take place after the falling edge of BUSY. Refer to Figure 32 for the RESET timing details.




Figure 32. RESET Timing

06574-032

### PARALLEL INTERFACE

The AD7623 is configured to use the parallel interface when SER/PAR is held low.

#### Master Parallel Interface

Data can be continuously read by tying  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low, thus requiring minimal microprocessor connections. However, in this mode, the data bus is always driven and cannot be used in shared bus applications (unless the device is held in RESET). Figure 33 details the timing for this mode.




Figure 33. Master Parallel Data Timing for Reading (Continuous Read)

06574-033

#### Slave Parallel Interface

In slave parallel reading mode, the data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion, as shown in Figure 34 and Figure 35, respectively. When the data is read during the conversion, it is recommended that it is read-only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 34. Slave Parallel Data Timing for Reading (Read After Convert)

06574-034

# AD7623




Figure 35. Slave Parallel Data Timing for Reading (Read During Convert)

## 8-Bit Interface (Master or Slave)

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 36, when BYTESWAP is low, the LSB byte is output on D[7:0] and the MSB is output on D[15:8]. When BYTESWAP is high, the LSB and MSB bytes are swapped, and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in two bytes on either D[15:8] or D[7:0]. This interface can be used in both master and slave parallel reading modes.




Figure 36. 8-Bit and 16-Bit Parallel Interface

## SERIAL INTERFACE

The AD7623 is configured to use the serial interface when  $\overline{SER}/\overline{PAR}$  is held high. The AD7623 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edge of the data clock.

## MASTER SERIAL INTERFACE

### Internal Clock

The AD7623 is configured to generate and provide the serial data clock SCLK when the  $\overline{EXT}/\overline{INT}$  pin is held low. The AD7623 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted, if desired. Depending on the read during convert input,  $\overline{RDC}/\overline{SDIN}$ , the data can be read after each conversion or during the following conversion. Figure 37 and Figure 38 show detailed timing diagrams of these two modes.

Usually, because the AD7623 is used with a fast throughput, the master read during conversion mode is the most recommended serial mode. In this mode, the serial clock and data toggle at appropriate instants, minimizing potential feedthrough between digital activity and critical conversion decisions. In this mode, the SCLK period changes since the LSBs require more time to settle and the SCLK is derived from the SAR conversion cycle.

In read after conversion mode, unlike other modes, the BUSY signal returns low after the 16 data bits are pulsed out and not at the end of the conversion phase, resulting in a longer BUSY width. As a result, the maximum throughput cannot be achieved in this mode.




Figure 37. Master Serial Data Timing for Reading (Read After Convert)




Figure 38. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

## SLAVE SERIAL INTERFACE

### External Clock

The AD7623 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by  $\overline{CS}$ . When  $\overline{CS}$  and  $\overline{RD}$  are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or a discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 40 and Figure 41 show the detailed timing diagrams of these methods.

While the AD7623 is performing a bit decision, it is important that voltage transients be avoided on digital input/output pins, or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7623 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.

### External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. Figure 40 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the conversion result can be read while both  $\overline{CS}$  and  $\overline{RD}$  are low. Data is shifted out MSB first with 16 clock pulses and is valid on the rising and falling edges of the clock.

One advantage of this method is that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 80 MHz, which accommodates both the slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7623 provides a daisy-chain feature using the RDC/SDIN pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired, as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 39. Simultaneous sampling is possible by using a common  $\overline{CNVST}$  signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Hence, the MSB of the upstream converter just follows the LSB of the downstream converter on the next SCLK cycle.




Figure 39. Two AD7623 Devices in a Daisy-Chain Configuration

### External Clock Data Read During Previous Conversion

Figure 41 shows the detailed timing diagrams of this method. During a conversion, while both  $\overline{CS}$  and  $\overline{RD}$  are low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 16 clock pulses, and is valid on both the rising and falling edge of the clock. The 16 bits have to be read before the current conversion is complete; otherwise, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode, and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 40 MHz is recommended to ensure that all the bits are read during the first half of the SAR conversion phase.

It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion has been initiated.






Figure 40. Slave Serial Data Timing for Reading (Read After Convert)




Figure 41. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

# AD7623

## MICROPROCESSOR INTERFACING

The AD7623 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7623 is designed to interface with a parallel 8-bit or 16-bit wide interface, or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7623 to prevent digital noise from coupling into the ADC. The SPI Interface (ADSP-219x) section shows the use of the AD7623 with an ADSP-219x SPI-equipped DSP.

### SPI Interface (ADSP-219x)

Figure 42 shows an interface diagram between the AD7623 and an SPI-equipped DSP, ADSP-219x. To accommodate the slower speed of the DSP, the AD7623 acts as a slave device, and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command could be initiated in response to an internal timer interrupt.

The reading process can be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the DSP. The serial peripheral interface (SPI) on the ADSP-219x is configured for master mode (MSTR) = 1, clock polarity bit (CPOL) = 0, clock phase bit (CPHA) = 1, and SPI interrupt enable (TIMOD) = 00 by writing to the SPI control register (SPICLTx).

It should be noted that to meet all timing requirements, the SPI clock should be limited to 17 Mb/s allowing it to read an ADC result in less than 1  $\mu$ s. When a higher sampling rate is desired, use one of the parallel interface modes.




Figure 42. Interfacing the AD7623 to SPI Interface

## APPLICATION

### LAYOUT

While the AD7623 has very good immunity to noise on the power supplies, exercise care with the grounding layout. To facilitate the use of ground planes that can be easily separated, design the printed circuit board that houses the AD7623 so that the analog and digital sections are separated and confined to certain areas of the board. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7623, or as close as possible to the AD7623. If the AD7623 is in a system where multiple devices require analog-to-digital ground connections, the connections should still be made at one point only, a star ground point, established as close as possible to the AD7623.

To prevent coupling noise onto the die, avoid radiating noise, and to reduce feedthrough:

- Do not run digital lines under the device.
- Do run the analog ground plane under the AD7623.
- Do shield fast switching signals, like  $\overline{\text{CNVST}}$  or clocks, with digital ground to avoid radiating noise to other sections of the board, and never run them near analog signal paths.
- Avoid crossover of digital and analog signals.
- Run traces on different but close layers of the board, at right angles to each other, to reduce the effect of feedthrough through the board.

The power supply lines to the AD7623 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the impedance of the supplies presented to the AD7623, and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each of the power supplies pins, AVDD, DVDD, and OVDD. The capacitors should be placed close to, and ideally right up against, these pins and their corresponding ground pins. Additionally, low ESR 10  $\mu\text{F}$  capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7623 can be either a separate supply or come from the analog supply, AVDD, or from the digital interface supply, OVDD. When the system digital supply is noisy, or fast switching digital signals are present, and no separate supply is available, it is recommended to connect the DVDD digital supply to the analog supply AVDD through an RC filter, and to connect the system supply to the interface digital supply OVDD and the remaining digital circuitry. Refer to Figure 23 for an example of this configuration. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.


The AD7623 has four different ground pins: REFGND, AGND, DGND, and OGND. REFGND senses the reference voltage and, because it carries pulsed currents, should be a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

The layout of the decoupling of the reference voltage is important. To minimize parasitic inductances, place the decoupling capacitor close to the ADC and connect it with short, thick traces.

### EVALUATING THE AD7623 PERFORMANCE

A recommended layout for the AD7623 is outlined in the documentation of the EVAL-AD7623CB evaluation board for the AD7623. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD3.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 43. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VKGD-2

Figure 44. 48-Lead Lead Frame Chip Scale Package [LFCS\_P\_VQ]

7 mm x 7 mm Body, Very Thin Quad

(CP-48-1)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7623ACP	-40°C to +85°C	48-Lead Lead Frame Chip Scale (LFCS_P_VQ)	CP-48-1
AD7623ACPRL	-40°C to +85°C	48-Lead Lead Frame Chip Scale (LFCS_P_VQ)	CP-48-1
AD7623ACPZ <sup>1</sup>	-40°C to +85°C	48-Lead Lead Frame Chip Scale (LFCS_P_VQ)	CP-48-1
AD7623ACPZRL <sup>1</sup>	-40°C to +85°C	48-Lead Lead Frame Chip Scale (LFCS_P_VQ)	CP-48-1
AD7623AST	-40°C to +85°C	48-Lead Low Profile Quad Flatpack (LQFP)	ST-48
AD7623ASTRL	-40°C to +85°C	48-Lead Low Profile Quad Flatpack (LQFP)	ST-48
AD7623ASTZ <sup>1</sup>	-40°C to +85°C	48-Lead Low Profile Quad Flatpack (LQFP)	ST-48
AD7623ASTZRL <sup>1</sup>	-40°C to +85°C	48-Lead Low Profile Quad Flatpack (LQFP)	ST-48
EVAL-AD7623CB <sup>2</sup>		Evaluation Board	
EVAL-CONTROL BRD3 <sup>3</sup>		Controller Board	

<sup>1</sup> Z = Pb-free part.

<sup>2</sup> This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD3 for evaluation/demonstration purposes.

<sup>3</sup> This board allows a PC to control and communicate with all Analog Devices, Inc. evaluation boards ending in the CB designator.