700 mA Quad Channel Constant Current LED Driver

Description

The CAT4104 provides four matched low dropout current sinks to drive high-brightness LED strings up to 175 mA per channel. The LED channel current is set by an external resistor connected to the RSET pin. The LED pins are compatible with high voltage up to 25 V supporting applications with long strings of LEDs.

The EN/PWM logic input supports the device enable and high frequency external Pulse Width Modulation (PWM) dimming control.

Thermal shutdown protection is incorporated in the device to disable the LED outputs whenever the die temperature exceeds 150°C.

The device is available in the 8-pad TDFN 2 mm x 3 mm package and the SOIC 8-Lead 150 mil wide package.

Features

- 4 Matched LED Current Sinks up to 175 mA
- Up to 25 V Operation on LED Pins
- Low Dropout Current Source (0.4 V at 175 mA)
- LED Current Set by External Resistor
- High Frequency PWM Dimming via EN/PWM
- "Zero" Current Shutdown Mode
- Thermal Shutdown Protection
- TDFN 8-pad 2 x 3 mm and SOIC 8-lead Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Automotive Lighting
- General and Architectural Lighting
- LCD Backlight




Figure 1. Typical Application Circuit




ON Semiconductor®

http://onsemi.com






SOIC-8 V SUFFIX CASE 751BD TDFN-8 VP SUFFIX CASE 511AK



MARKING DIAGRAMS





CAT4104V = CAT4104V HC = CAT4104VP2

ORDERING INFORMATION

Device	Package	Shipping
CAT4104V-GT3	SOIC-8	3,000/
(Note 1)	(Pb-Free)	Tape & Reel
CAT4104VP2-GT3	TDFN-8	3,000/
(Note 1)	(Pb-Free)	Tape & Reel

1. Lead Finish is NiPdAu

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
VIN, RSET, EN/PWM Voltages	–0.3 to 6	V
LED1, LED2, LED3, LED4 Voltages	–0.3 to 25	V
Storage Temperature Range	–65 to +160	°C
Junction Temperature Range	-40 to +150	°C
Lead Temperature	300	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RECOMMENDED OPERATING CONDITIONS

Parameter	Rating	Unit
VIN	3.0 to 5.5	V
Voltage applied to LED1 to LED4, outputs off	up to 25	V
Voltage applied to LED1 to LED4, outputs on	up to 6 (Note 2)	V
Ambient Temperature Range	-40 to +85	°C
I _{LED} per LED pin	10 to 175	mA

2. Keeping LEDx pin voltage below 6 V in operation is recommended to minimize thermal dissipation in the package.

NOTE: Typical application circuit with external components is shown on page 1.

Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Min and Max values are over the recommended operating conditionsunless specified otherwise. Typical values are at VIN = 5.0 V, $T_{AMB} = 25^{\circ}$ C.)

Symbol	Name	Conditions	Min	Тур	Max	Units
I _{LED-ACC}	LED Current Accuracy	I <u>lednom [–] I_{LED}</u> I _{LEDNOM}		±2		%
I _{LED-DEV}	LED Channel Matching	$\frac{I_{LED} - I_{LEDAVG}}{I_{LEDAVG}}$ (Note 3)	-5	±1	+5	%
V _{DOUT}	Dropout Voltage	I _{LED} = 175 mA		400		mV
V _{RSET}	RSET Pin Voltage		1.17	1.2	1.23	V
Ι _Q	Quiescent Current	No LED, RSET = Float No LED, RSET = 770 Ω		0.6 6		mA
IQSHDN	Shutdown Current	V _{EN} = 0 V			1	μΑ
R _{EN/PWM} V _{HI} V _{LO}	EN/PWM Pin – Internal pull–down resistance – Logic High Level – Logic Low Level		1.3	200	0.4	kΩ V V
T _{SD}	Thermal Shutdown			150		°C
T _{HYS}	Thermal Hysteresis			20		°C
I _{LED} /I _{RSET}	RSET to LED Current gain ratio	25 mA LED current		100		
V _{UVLO}	Undervoltage lockout (UVLO) threshold			2.0		V

3. Min and Max values are tested for I_{LED} = 50 mA, VIN = 3.5 V, VLEDx = 0.4 V, T_{AMB} = 25°C.

Table 4. RECOMMENDED EN/PWM TIMING (Min and Max values are over the recommended operating conditions unless specified otherwise. Typical values are at VIN = 5.0 V, $T_{AMB} = 25^{\circ}$ C.)

Symbol	Name	Conditions	Min	Тур	Max	Units
T _{PS}	Turn–On time, EN/PWM rising to I _{LED} from shutdown	l _{LED} = 175 mA l _{LED} = 80 mA		1.5 1.3		μs
T _{P1}	Turn-On time, EN/PWM rising to ILED	I _{LED} = 175 mA		600		ns
T _{P2}	Turn–Off time, EN/PWM falling to I _{LED}	l _{LED} = 175 mA l _{LED} = 80 mA		400 300		ns
T _R	LED rise time	l _{LED} = 175 mA l _{LED} = 80 mA		700 440		ns
T _F	LED fall time	l _{LED} = 175 mA l _{LED} = 80 mA		360 320		ns
T _{LO}	EN/PWM low time		1			μs
Т _{НІ}	EN/PWM high time		5			μs
T _{PWRDWN}	EN/PWM low time to shutdown delay			4	8	ms




Figure 2. CAT4104 EN/PWM Timing


EN/PWM Operation


The EN/PWM pin has two primary functions. One function enables and disables the device. The other function turns the LED channels on and off for PWM dimming control. The device has a very fast turn-on time (from EN/PWM rising to LED on) and allows "instant on" when dimming LED using a PWM signal.


Accurate linear dimming is compatible with PWM frequencies from 100 Hz to 5 kHz for PWM duty cycle down to 1%. PWM frequencies up to 50 kHz can be supported for duty cycles greater than 10%.

When performing a combination of low frequencies and small duty cycles, the device may enter shutdown mode. This has no effect on the dimming accuracy, because the turn–on time T_{PS} is very short, in the range of 1 µs.

To ensure that PWM pulses are recognized, pulse width low time T_{LO} should be longer than 1 µs. The CAT4104 enters a "zero current" shutdown mode after a 4 ms delay (typical) when EN/PWM is held low.










Figure 18. PWM 200 Hz, 1% Duty Cycle

Table	5.	PIN	DES	CRIP	TIONS

Name	Pin SOIC 8–Lead	Pin TDFN 8–Lead	Function
LED1	1	1	LED1 cathode terminal
LED2	2	2	LED2 cathode terminal
LED3	3	3	LED3 cathode terminal
LED4	4	4	LED4 cathode terminal
GND	5	5 and TAB	Ground reference
EN/PWM	6	6	Device enable input and PWM control
VIN	7	7	Device supply pin
RSET	8	8	LED current set pin for the LED channels

Pin Function

VIN is the supply pin for the device. A small 0.1 μ F ceramic bypass capacitor is optional for noisy environments. Whenever the input supply falls below the under-voltage threshold, all LED channels are automatically disabled.

EN/PWM is the enable and one wire dimming input for all LED channels. Guaranteed levels of logic high and logic low are set at 1.3 V and 0.4 V respectively. When EN/PWM is initially taken high, the device becomes enabled and all LED currents are set at a gain of 100 times the current in RSET. To place the device into zero current shutdown mode, the EN/PWM pin must be held low for 4 ms typical.

LED1 to LED4 provide individual regulated currents for each of the LED cathodes. There pins enter a high

impedance zero current state whenver the device is placed in shutdown mode.

RSET pin is connected to an external resistor to set the LED channel current. The ground side of the external resistor should be star connected to the GND of the PCB. The pin source current mirrors the current to the LED sinks. The voltage at this pin is regulated to 1.2 V.

GND is the ground reference for the device. The pin must be connected to the ground plane on the PCB.

TAB (TDFN 8–Lead Only) is the exposed pad underneath the package. For best thermal performance, the tab should be soldered to the PCB and connected to the ground plane.

Block Diagram




Figure 19. CAT4104 Functional Block Diagram

Basic Operation

The CAT4104 has four tightly matched current sinks to regulate LED current in each channel. The LED current in the four channels is mirrored from the current flowing through the RSET pin according to the following formula:

$$I_{\text{LED}} \cong 100 \times \frac{1.2 \text{ V}}{\text{R}_{\text{SET}}}$$

Table 6 shows standard resistor values for RSET and the corresponding LED current.

Table 6.	RSET F	RESISTOR	SETTINGS
----------	--------	----------	----------

LED Current [mA]	RSET [kΩ]	
20	6.34	
60	2.10	
100	1.27	
175	0.768	

Tight current regulation for all channels is possible over a wide range of input voltages and LED voltages due to independent current sensing circuitry on each channel.

Each LED channel needs a minimum of 400 mV headroom to sink constant regulated current up to 175 mA. If the input supply falls below 2 V, the under-voltage lockout circuit disables all LED channels. Any unused LED channels should be left open.

For applications requiring more than 175 mA current, LED channels can be tied together to sink up to a total of 700 mA from the one device.

The LED channels can withstand voltages up to 25 V. This makes the device ideal for driving long strings of high power LEDs from a high voltage source.

Application Information Single 12 V Supply

The circuit shown in Figure 20 shows how to power the LEDs from a single 12 V supply using the CAT4104. Three external components are needed to create a lower voltage necessary for the VIN pin (below 5.5 V). The resistor R2 and zener diode Z provide a regulated voltage while the quiescent current runs through the N–Channel transistor M. The recommended parts are ON Semiconductor MM3Z6V2 zener diode (in SOD–323 package), and 2N7002L N–Channel transistor (in SOT23).




Figure 20. Single Supply Driving 12 LEDs

Daylight Detection

The circuit in Figure 21 shows how to use CAT4104 in an automatic light sensor application. The light sensor allows the CAT4104 to be enabled during the day and disabled during the night. Two external components are required to configure the part for ambient light detection and conserve power. Resistor R1 sets the bias for the light sensor. The recommended part is Microsemi LX1972 light sensor. For best performance, the LED light should not interfere with the light sensor.




Figure 21. Daylight Detection

Nightlight Detection

The circuit shown in Figure 22 illustrates how to use the CAT4104 in an automatic night light application. The light sensor allows the CAT4104 to be disabled during the day and enabled during the night. Five external components are needed to properly configure the part for night detection. Resistor R3 limits the quiescent current through the N–Channel transistor M. Resistors R1 and R2 act as a voltage divider to create the required voltage to turn on transistor M, which disables the CAT4104. The recommended parts are ON Semiconductor 2N7002L N–Channel transistor (in SOT23) and the Microsemi LX1972 light sensor. For best performance, the LED light should not interfere with the light sensor.




Figure 22. Nightlight Detection

LED Current Derating

The circuit shown in Figure 23 provides LED temperature derating to avoid over-driving the LED under high ambient temperatures, by reducing the LED current to protect the LED from over-heating. The positive thermo coefficient (PTC) thermistor RPTC is used for temperature sensing and should be located near the LED. As the temperature of RPTC increases, the gate voltage of the MOSFET M1 decreases. This causes the transistor M1 on-resistance to increase which results in a reduction of the LED current. The circuit is powered from a single VCC voltage of 5 V. The recommended parts are Vishay 70°C thermistor PTCSS12T071DTE and ON Semiconductor 2N7002L N-Channel transistor (in SOT23).

The PCB and heatsink for the LED should be designed such that the LED current is constant within the normal temperature range. But as soon as the ambient temperature exceeds a max threshold, the LED current drops to protect the LEDs from overheating.




Figure 23. LED Current Derating

Power Dissipation

The power dissipation (P_D) of the CAT4104 can be calculated as follows:

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{IN}}) + \Sigma(\mathsf{V}_{\mathsf{LEDN}} \times \mathsf{I}_{\mathsf{LEDN}})$$

where V_{LEDN} is the voltage at the LED pin, and I_{LEDN} is the LED current. Combinations of high V_{LEDN} voltage and high ambient temperature can cause the CAT4104 to enter thermal shutdown. In applications where V_{LEDN} is high, a resistor can be inserted in series with the LED string to lower the power dissipation P_D .

Thermal dissipation of the junction heat consists primarily of two paths in series. The first path is the junction to the case (θ_{JC}) thermal resistance which is defined by the package style, and the second path is the case to ambient (θ_{CA}) thermal resistance, which is dependent on board layout. The overall junction to ambient (θ_{JA}) thermal resistance is equal to:

$$\theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}$$

For a given package style and board layout, the operating junction temperature T_J is a function of the power dissipation P_D , and the ambient temperature, resulting in the following equation:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{AMB}} + \mathsf{P}_{\mathsf{D}}(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}) = \mathsf{T}_{\mathsf{AMB}} + \mathsf{P}_{\mathsf{D}} \theta_{\mathsf{JA}}$$

When mounted on a double-sided printed circuit board with two square inches of copper allocated for "heat spreading", the resulting θ_{JA} is about 90°C/W for the TDFN-8 package, and 160°C/W for the SOIC-8 package.

For example, at 60°C ambient temperature, the maximum power dissipation for the TDFN-8 is calculated as follow:

$$P_{Dmax} = \frac{T_{Jmax} - T_{AMB}}{\theta_{JA}} = \frac{150 - 60}{90} = 1 W$$

Recommended Layout

A small ceramic capacitor should be placed as close as possible to the driver VIN pin. The RSET resistor should have a Kelvin connection to the GND pin of the CAT4104.

The board layout should provide good thermal dissipation through the PCB. In the case of the CAT4104VP2 in the TDFN package, a via can be used to connect the center tab to a large ground plane underneath as shown on Figure 24.






Figure 24. CAT4104 Recommended Layout


PACKAGE DIMENSIONS





SYMBOL NOM MIN MAX 1.35 1.75 А A1 0.10 0.25 0.33 b 0.51 с 0.19 0.25 D 4.80 5.00 Е 5.80 6.20 E1 3.80 4.00 1.27 BSC е h 0.25 0.50 L 0.40 1.27 0° 8° θ

TOP VIEW




SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.



END VIEW

PACKAGE DIMENSIONS



TDFN8, 2x3 CASE 511AK-01 **ISSUE A**



SIDE VIEW

BOTTOM VIEW

SYMBOL	MIN	NOM	МАХ
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.45	0.55	0.65
A3		0.20 REF	
b	0.20	0.25	0.30
D	1.90	2.00	2.10
D2	1.30	1.40	1.50
Е	2.90	3.00	3.10
E2	1.20	1.30	1.40
е	0.50 TYP		
L	0.20	0.30	0.40

Notes:

All dimensions are in millimeters.
Complies with JEDEC MO-229.


¥ A2

A3

FRONT VIEW

7

Example of Ordering Information (Note 6)



- 4. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 5. The standard plated finish is NiPdAu.
- 6. The device used in the above example is a CAT4104V-GT3 (SOIC, NiPdAu, Tape & Reel, 3,000/Reel).
- 7. For additional temperature options, please contact your nearest ON Semiconductor Sales office.
- 8. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cate a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use persores that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative