

Precision 8-Channel / Dual 4-Channel CMOS Analog Multiplexers

DESCRIPTION

The DG508B is an 8-channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3-bit binary address (A $_0$, A $_1$, A $_2$). The DG509B is a dual 4-channel differential analog multiplexer designed to connect one of four differential inputs to a common dual output as determined by its 2-bit binary address (A $_0$, A $_1$). Break-before-make switching action protects against momentary crosstalk between adjacent channels.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer / demultiplexer to all switches off for stacking several devices. All control inputs, addresses (A_X) and enable (EN) are TTL compatible over the full specified operating temperature range.

The DG508B and DG509B are fabricated on an enhanced SG-II CMOS process that achieves improved performance on: reduced charge injection, lower device leakage, and minimized parasitic capacitance.

As the DG508, DG509 has a long history in the industry with many suppliers offering copies - and in some cases improved variations - with the best in class improvements, the Vishay Siliconix new version of the DG508B, DG509B are the superior alternatives to what is currently available.

Applications for the DG508B, DG509B include high speed and high precision data acquisition, audio signal switching and routing, ATE systems, and avionics. High performance and low power dissipation make them ideal for battery operated and remote instrumentation applications.

The DG508B and DG509B have the absolute maximum voltage rating extended to 44 V. Additionally, single supply operation is also allowed. An epitaxial layer prevents latch-up.

The DG508B and DG509B are both available in 16-lead SOIC, TSSOP, PDIP, and miniQFN (1.8 mm x 2.6 mm) package options with extended temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.

For more information, refer to Vishay Siliconix DG508B, DG509B evaluation board note.

FEATURES

- · Operate with single or dual power supply
- V+ to V- analog signal swing range
- 44 V power supply maximum rating
- Extended operate temperature range: -40 °C to +125 °C
- Low leakage typically < 3 pA
- Low charge injection Q_{IN,I} = 2 pC
- Low power I_{SUPPLY}: 10 μA
- TTL compatible logic
- > 250 mA latch-up current per JESD78
- Available in SOIC16, TSSOP16, PDIP, and miniQFN16 packages
- Superior alternative to:
 - ADG508A, DG508A, HI-508
 - ADG509A, DG509A, HI-509
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

BENEFITS

- · Reduced switching errors
- Reduced glitching
- · Improved data throughput
- Reduced power consumption
- Increased ruggedness
- Wide supply ranges (± 5 V to ± 20 V)


APPLICATIONS


- Data acquisition systems
- Audio and video signal routing
- ATE systems
- · Medical instrumentation






FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION






DG508B miniQFN-16L



DG509B miniQFN-16L



Top View
Device Marking: 6XX
Traceability Code:
6 is DG508BEN
XX = Date/Lot

Top View
Device Marking: 7XX
Traceability Code:
7 is DG509BEN
XX = Date/Lot

TRUTH TABLES AND ORDERING INFORMATION

TRUTH	TRUTH TABLE (DG508B)									
A ₂	A ₁	A ₀	EN	ON SWITCH						
Х	Χ	Х	0	None						
0	0	0	1	1						
0	0	1	1	2						
0	1	0	1	3						
0	1	1	1	4						
1	0	0	1	5						
1	0	1	1	6						
1	1	0	1	7						
1	1	1	1	8						

TRUTH TABLE (DG509B)									
A ₁	A ₀	EN	ON SWITCH						
X	X	0	None						
0	0	1	1						
0	1	1	2						
1	0	1	3						
1	1	1	4						

Logic "0" = $V_{IL} \le 0.8 \text{ V}$ Logic "1" = $V_{IH} \ge 2 \text{ V}$ X = Do not care



ORDERING INFORMATION (DG508B)							
TEMP. RANGE	PART NUMBER						
	16-Pin SOIC	DG508BEY-T1-E3					
-40 °C to +125 °C a	16-Pin TSSOP	DG508BEQ-T1-E3					
-40 C to +125 C *	16-Pin PDIP	DG508BEJ-E3					
	16-Pin MiniQFN	DG508BEN-T1-GE4					

ORDERING INFORMATION (DG509B)							
TEMP. RANGE	PACKAGE	PART NUMBER					
	16-Pin SOIC	DG509BEY-T1-E3					
-40 °C to +125 °C a	16-Pin TSSOP	DG509BEQ-T1-E3					
-40 C t0 +125 C *	16-Pin PDIP	DG509BEJ-E3					
	16-Pin MiniQFN	DG509BEN-T1-GE4					

Note

a. -40 °C to +85 °C datasheet limits apply.

ABSOLUTE MAXIMUM RATINGS							
PARAMETER		LIMIT	UNIT				
Voltages Referenced to V-	V+	44					
voltages herefeliced to v-	GND	25	V				
Digital Inputs ^a , V _S , V _D		(V-) - 2 to (V+) + 2 or 20 mA, whichever occurs first					
Current (Any terminal)		30	- mA				
Peak Current, S or D (Pulsed at 1 r	ns, 10 % duty cycle max.)	100	IIIA				
Storage Temperature	(EY, EQ, EJ, EN suffix)	-65 to +150	°C				
	16-Pin Narrow SOIC ^c	600					
Power Dissipation (Packages) b	16-Pin TSSOP ^d	450	mW				
Power Dissipation (Packages) *	16-Pin PDIP ^e	510	TTIVV				
	16-Pin miniQFN ^f	525					
	16-Pin Narrow SOIC ^c	125					
TI 15 11 (01A) b	16-Pin TSSOP ^d	178	2004				
Thermal Resistance (θJA) b	16-Pin PDIP ^e	159.6	°C/W				
	16-Pin miniQFN ^f	152					

Notes

- a. Signals on SX, DX or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads soldered or welded to PC board.
- c. Derate 8 mW/°C above 70 °C.
- d. Derate 5.6 mW/°C above 70 °C.
- e. Derate 6.3 mW/°C above 70 °C.
- f. Derate 6.6 mW/°C above 70 °C.

		TEST CONDITIONS				-40 °C to	+125 °C	-40 °C t	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHEI SPECIFIEI V+ = 15 V, V- = -15 V _{AX} , V _{EN} = 2 V, 0	RWISE D V (± 10 %)	TEMP.b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch										
Analog Signal Range e	V _{ANALOG}			Full	-	-15	15	-15	15	V
Drain-Source On-Resistance	R _{DS(on)}	$V_D = \pm 10 \text{ V}, I_S =$	-1 mA	Room Full	180	-	380 480	-	380 450	Ω
R _{DS(on)} Matching	$\Delta R_{DS(on)}$	V _D = ± 10 '	V	Room	10	_	-	_	-	
Source Off Leakage Current	I _{S(off)}			Room	-	-1	1	-1	1	
Current	` '	$V_{\rm D} = \pm 10 \rm V$		Full	-	-50	50	-50	50	
Drain Off Lookaga Current		$V_S = \mp 10 \text{ V}$ $V_{EN} = 0 \text{ V}$	DG508B	Room Full	-	-1 -100	100	-1 -100	100	
Drain Off Leakage Current	I _{D(off)}	LIV	DOFOOD	Room	-	-1	1	-1	1	Λ
			DG509B	Full	-	-50	50	-50	50	nA
			DOFCCE	Room	-	-1	1	-1	1	
Duta Oalla Land		$V_S = V_D = \mp 10 \text{ V}$	DG508B	Full	-	-100	100	-100	100	
Drain On Leakage Current	I _{D(on)}	sequence each switch on		Room	-	-1	1	-1	1	
		SWILOIT OIT	DG509B	Full	-	-50	50	-50	50	
Digital Control					1	l	I	I	l	
Logic High Input Voltage	V _{INH}			Full	-	2	_	2	-	
Logic Low Input Voltage	V _{INL}			Full	-	-	0.8	-	0.8	V
Logic High Input Current	I _{IH}	V_{AX} , $V_{EN} = 2$	2 V	Full	-	-1	1	-1	1	
Logic Low Input Current	I _{IL}	V_{AX} , $V_{EN} = 0$.		Full	-	-1	1	-1	1	μΑ
Logic Input Capacitance e	C _{IN}	f = 1 MHz		Room	4	-	-	-	-	pF
Dynamic Characteristics					1	l	I	I	l	
Transition Time		VS ₁ = +10 V/-		Room	145	-	300	-	300	
Transition Time	t _{TRANS}	$VS_8 = -10 \text{ V/+}^{-1}$ $R_L = 1 \text{ M}\Omega, C_L = -1$		Full	-	-	400	-	400	
Break-Before-Make	t _{OPEN}	$VS_1 = VS_8 = 5 V, C_1$	_L = 35 pF,	Room	37	15	-	15	-	
Interval	OPEN	$R_L = 1 k\Omega$		Full	-	1	-	1	-	ns
Enable Turn-On Time	t _{ON(EN)}			Room	100	-	250	-	250	
	-OIN(EIN)	$VS_1 = 5 V, VS_2 \text{ to } V$		Full	-	-	340	-	340	
Enable Turn-Off Time	t _{OFF(EN)}	$R_L = 1 k\Omega, C_L =$	35 pF	Room	90	-	240	-	240	
	OFF(EN)			Full	-	-	300	-	300	
Charge Injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \text{ W}$	V , $V_{GEN} = 0 V$	Full	2	-	-	-	-	рC
Off Isolation e	OIRR	$C_L = 5 \text{ pF}, R_L = 50 \Omega$. f = 1 MHz	Room	-81	-	-	-	-	dB
Crosstalk ^e	X _{TALK}			Room	-88	-	-	-	-	42
-3 dB Bandwidth e	BW	$R_L = 50 \Omega$		Room	250	-	-	-	-	MHz
Total Harmonic Distortion ^e	THD	$R_L = 10 \text{ k}\Omega, 5$ f = 20 Hz to 20		Room	0.04	-	-	-	-	%
Source Off Capacitance e	C _{S(off)}			Room	3	-	-	-	-	
Drain Off Capacitance e	C _{D(off)}	f = 1 MHz	DG508B DG509B	Room Room	13 8	-	-	-	-	pF
Drain On Capacitance ^e	C _{D(on)}	DG508B		Room	18	-	-	-	-	•
Power Supply			DG509B	1100111	_ ''		-	-		
				Room	0.01	_	0.2		0.2	
Positive Supply Current	I+	$V_{AX}, V_{EN} = 0.8 \text{ V}$	or 2.4 V	Full	-	-	0.3	-	0.3	mA
Negative Supply Current	I-			Full	0.06	-10	-	-10	-	μA
2	<u> </u>	l				<u>` </u>	<u> </u>		L	



		TEST CONDITIONS				-40 °C to +125 °C		-40 °C to +85 °C		
PARAMETER	SYMBOL	UNLESS OTHER SPECIFIED V+ = 12 V, V- = 0 V (: V _{AX} , V _{EN} = 2 V, 0.	± 10 %)	TEMP. b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNI
Analog Switch										
Analog Signal Range e	V _{ANALOG}			Full	-	0	12	0	12	V
On-Resistance	R _{DS(on)}	V 40.V/0.V I	•	Room	265	-	500	-	500	
D. Matabian	4 D	$V_D = 10 \text{ V/0 V}, I_S =$	I MA	Full	- 10	-	650	-	600	Ω
R _{DS(on)} Matching	$\Delta R_{DS(on)}$			Room	10		-	-	-	
	I _{S(off)}			Room	-	-1	1	-1	1 50	
	. ,	V+ = 12 V, V- = 0 V		Full	-	-50	-50	-50	50	
Switch Off Leakage	I _{D(off)}	$V_{\rm D} = 12 \text{ V}, V_{\rm T} = 0 \text{ V}$ $V_{\rm D} = 0 \text{ V}/10 \text{ V},$	DG508B	Room	-	-1	1	-1	1	n/
Current	2(0)	V _S = 10 V/0 V		Full	-	-100	100	-100	100	
	I _{D(off)}		DG509B	Room	-	-1	1	-1	1	
	-D(011)			Full	-	-50	50	-50	50	
			DG508B	Room	-	-1	1	-1	1	
Channel On Leakage	la,	V+ = 12 V, V- = 0 V	Бассов	Full	-	-100	100	-100	100	n,
Current	I _{D(on)}	$V_{S} = V_{D} = 0 \text{ V}/10 \text{ V}$		Room	-	-1	1	-1	1	'"
			DG509B	Full	-	-50	50	-50	50	
Digital Control										
Logic High Input Voltage	V_{INH}			Full	-	2	-	2	-	
Logic Low Input Voltage	V _{INL}				-	-	0.8	-	0.8	١
Logic High Input Current	I _{IH}	V _{AX} , V _{EN} = 2 \	V_{AX} , $V_{EN} = 2 V$		-	-1	1	-1	1	
Logic Low Input Current	I _{IL}	$V_{AX}, V_{EN} = 0.8$			_	-1	1	-1	1	μ
Logic Input Capacitance e	C _{IN}	f = 1 MHz		Room	4	-	-	-	-	р
Dynamic Characteristics					l	l		l	l	<u>'</u>
•		VS ₁ = 10 V/0 V, VS ₈ =	0.1//10.1/	Room	165	_	400	_	400	
Transition Time	t _{TRANS}	$R_L = 1 \text{ M}\Omega, C_L = 3$		Full	-	_	550	_	500	
Durali Dafaua Malia		VC VC 5V C	05 5	Room	37	15	-	15	-	
Break-Before-Make Interval	t _{OPEN}	$VS_1 = VS_8 = 5 V, C_L = R_L = 1 k\Omega$	= 35 pr,	Full	-	1	_	1	_	
		_		Room	125	-	300	-	300	n
Enable Turn-On Time	t _{ON(EN)}			Full	123	_	550	_	425	
		$VS_1 = 5 V, VS_2 \text{ to VS}$ $R_L = 1 k\Omega, C_L = 3$								
Enable Turn-Off Time	t _{OFF(EN)}	11[- 1 1(22, 0] - 0	o pi	Room	75	-	250	-	250	
0, 1, 1, 0		0 1 5 0 0 0		Full	-	-	350	-	300	
Charge Injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega,$	$V_{GEN} = 0 V$	Full	2.5	-	-	-		р
Off Isolation e	OIRR	$C_L = 5 \text{ pF}, R_L = 5$	Ω 0	Room	-80	-	-	-	-	d
Crosstalk e	X _{TALK}	f = 1 MHz		Room	-88	-	-	-	-	
-3 dB Bandwidth e	BW	$R_L = 50 \Omega$		Room	200	-	-	-	-	MI
Total Harmonic Distortion e	THD	$R_L = 10 \text{ k}\Omega, 5 \text{ V}_F$ f = 20 Hz to 20 k		Room	0.26	-	-	-	-	9
Source Off Capacitance e	C _{S(off)}				2	-	-	-	-	
Drain Off Capacitance e	C _{D(off)}	1	DG508B	_	13	-	-	-	-	
· 	OD(off)	f = 1 MHz	DG509B	Room	8	-	-	-	-	р
Channel On Capacitance e	C _{D(on)}	DG508B			17	-	-	-	-	
Charmer On Capacitance	- D(OII)		DG509B		12	-	-	-	-	

www.vishay.com

Vishay Siliconix

SPECIFICATIONS (Single Supply 12 V)									
	TEST CONDITIONS				-40 °C to +125 °C -40			40 °C to +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 12 V, V- = 0 V (\pm 10 %) V _{AX} , V _{EN} = 2 V, 0.8 V ^a	TEMP. b	TYP. °	MIN. d	MAX. ^d	MIN. ^d	MAX. ^d	UNIT
Power Supply									
Positive Supply Current I+		V V = 0.8 V or 2.4 V	Room	0.01	-	0.2	-	0.2	mA
Positive Supply Current	I+	V_{AX} , $V_{EN} = 0.8 \text{ V or } 2.4 \text{ V}$	Full	-	-	0.3	ı	0.3	IIIA

Notes

- a. V_{AX} , V_{EN} = input voltage perform proper function.
- b. Room = 25 °C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.
- e. Guaranteed by design, not subject to production test.
- f. $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SCHEMATIC DIAGRAM (Typical Channel)






Fig. 1







On-Resistance vs. V_D and Single Supply Voltage




On-Resistance vs. Analog Voltage and Temperature




On-Resistance vs. Analog Voltage and Temperature



On-Resistance vs. V_D and Dual Supply Voltage




On-Resistance vs. Analog Voltage and Temperature




On-Resistance vs. Analog Voltage and Temperature







On-Resistance vs. Analog Voltage and Temperature




On-Resistance vs. Analog Voltage and Temperature




On-Resistance vs. Analog Voltage and Temperature



On-Resistance vs. Analog Voltage and Temperature



On-Resistance vs. Analog Voltage and Temperature




Switching Threshold vs. Supply Voltage

+ 12.0 V


1M

10M







THD vs. Frequency




Supply Current vs. Input Switching Frequency




Supply Current vs. V_{AX} , V_{EN}



Supply Current vs. VAX, VEN




Insertion Loss, Off-Isolation, Crosstalk vs. Frequency




Insertion Loss, Off-Isolation, Crosstalk vs. Frequency







Supply Current vs. Input Switching Frequency



Leakage Current vs. Temperature



Charge Injection vs. Analog Voltage



Leakage Current vs. Analog Voltage



TEST CIRCUITS




Fig. 2 - Transition Time




Fig. 3 - Enable Switching Time



TEST CIRCUITS




Fig. 4 - Break-Before-Make Interval




Fig. 5 - Charge Injection





Fig. 6 - Off Isolation

Fig. 7 - Insertion Loss



TEST CIRCUITS









Fig. 9 - Source Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?64821.

Thin miniQFN16 Case Outline



DIMENSIONS		MILLIMETERS (1)			INCHES	
DIMENSIONS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.50	0.55	0.60	0.020	0.022	0.024
A1	0	-	0.05	0	-	0.002
A3		0.15 ref.			0.006 ref.	
b	0.15	0.20	0.25	0.006	0.008	0.010
D	2.50	2.60	2.70	0.098	0.102	0.106
е		0.40 BSC		0.016 BSC		
E	1.70	1.80	1.90	0.067	0.071	0.075
L	0.35	0.40	0.45	0.014	0.016	0.018
L1	0.45	0.50	0.55	0.018	0.020	0.022
N ⁽³⁾	16			16		
Nd ⁽³⁾		4		4		
Ne ⁽³⁾		4		4		

Notes

- (1) Use millimeters as the primary measurement.
- (2) Dimensioning and tolerances conform to ASME Y14.5M. 1994.
- (3) N is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.
- (4) Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.
- (5) The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.
- (6) Package warpage max. 0.05 mm.


ECN: T16-0226-Rev. B, 09-May-16

DWG: 6023

Revision: 09-May-16 1 Document Number: 64694




SOIC (NARROW): 16-LEAD
JEDEC Part Number: MS-012



	MILLIM	IETERS	INC	HES				
Dim	Min	Max	Min	Max				
Α	1.35	1.75	0.053	0.069				
A ₁	0.10	0.20	0.004	0.008				
В	0.38	0.51	0.015	0.020				
С	0.18	0.23	0.007	0.009				
D	9.80	10.00	0.385	0.393				
E	3.80	4.00	0.149	0.157				
е	1.27	BSC	0.050	BSC				
Н	5.80	6.20	0.228	0.244				
L	0.50	0.93	0.020	0.037				
0	0°	8°	0°	8°				
FCN: S-0	FCN: S-03946—Rev. F. 09-Jul-01							

ECN: S-03946—Rev. F, 09-Jul-01


DWG: 5300





Document Number: 71194 www.vishay.com 02-Jul-01 sww.vishay.com



PDIP: 16-LEAD









	MILLIM	IETERS	INC	HES			
Dim	Min	Max	Min	Max			
Α	3.81	5.08	0.150	0.200			
A ₁	0.38	1.27	0.015	0.050			
В	0.38	0.51	0.015	0.020			
B ₁	0.89	1.65	0.035	0.065			
С	0.20	0.30	0.008	0.012			
D	18.93	21.33	0.745	0.840			
Е	7.62	8.26	0.300	0.325			
E ₁	5.59	7.11	0.220	0.280			
e ₁	2.29	2.79	0.090	0.110			
e _A	7.37	7.87	0.290	0.310			
L	2.79	3.81	0.110	0.150			
Q_1	1.27	2.03	0.050	0.080			
S	0.38	1.52	.015	0.060			
	ECN: S-03946—Rev. D, 09-Jul-01 DWG: 5482						


Document Number: 71261 www.vishay.com 06-Jul-01 sum.vishay.com



TSSOP: 16-LEAD








	DIMENSIONS IN MILLIMETERS						
Symbols	Min	Nom	Max				
Α	-	1.10	1.20				
A1	0.05	0.10	0.15				
A2	=	1.00	1.05				
В	0.22	0.28	0.38				
С	=	0.127	-				
D	4.90	5.00	5.10				
E	6.10	6.40	6.70				
E1	4.30	4.40	4.50				
е	-	0.65	-				
L	0.50	0.60	0.70				
L1	0.90	1.00	1.10				
у	=	-	0.10				
θ1	0°	3°	6°				
ECN: S-61920-Rev. D. 23-0	Oct-06						

DWG: 5624

Document Number: 74417 www.vishay.com 23-Oct-06




RECOMMENDED MINIMUM PAD FOR TSSOP-16



Recommended Minimum Pads Dimensions in inches (mm)




RECOMMENDED MINIMUM PADS FOR MINI QFN 16L



Revision: 05-Mar-10



RECOMMENDED MINIMUM PADS FOR SO-16



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED