onsemi

Fully Configurable 8-Bit I²C-Controlled GPIO Expander

FXL6408

Description

The FXL6408 is an 8-bit I^2 C-controlled GPIO expander. When configured in Input Mode, the FXL6408 monitors the input ports for data transitions and signals the baseband by asserting the INT pin. The input default values can be programmed independently, allowing customized input detection. All inputs can be configured with pull-up or pull-down resistors to pre-bias the inputs in open-drain or non-driven applications. When configured in Output Mode, the GPIO pins are capable of delivering 6 mA output drive according to the I^2 C register set. The FXL6408 is designed to allow voltage translation from levels as low as 1.65 V and up to 4.0 V. The FXL6408 features an active LOW RESET input as well as Power-On Reset (POR) circuit and I^2 C software reset options.

Features

- 4X Expansion of Connected Processor I/O Ports
- Fully Integrated I²C Slave
- 8 Independently Configurable I/O Ports
- Low-Power Quiescent Current: 1.5 µA
- Voltage Translation Capable from 1.65 V I²C Port Up to 4.0 V GPIO Pins
- Selectable Device Address
- 6 mA Output Drive
- Interrupt Pin to Alert Processor of Status Changes



Figure 1. FXL6408 Block Diagram



UQFN16 CASE 523BF

MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

PIN CONFIGURATION





Table 1. PIN DESCRIPTIONS

Pin No.	Pin Name	Description
1	INT	Interrupt Output, Open–Drain, Active LOW; Requires an External Pull–Up Resistor to V_{CC}
2	V _{DDIO}	Voltage Reference for I/O-Side Voltage Translation (if I/O Translation is not needed, tie V _{DDIO} to the V _{CC} supply)
3	GPIO7	General-Purpose Programmable I/O
4	GPIO6	General-Purpose Programmable I/O
5	GPIO5	General-Purpose Programmable I/O
6	GPIO4	General-Purpose Programmable I/O
7	GPIO3	General-Purpose Programmable I/O
8	GPIO2	General-Purpose Programmable I/O
9	ADDR	Address Input, GND or V _{CC}
10	RST	Reset Input, Active LOW, Requires a pull–Up Resistor to V_{CC}
11	GPIO1	General-Purpose Programmable I/O
12	GPIO0	General-Purpose Programmable I/O
13	SCL	I ² C Serial Bus; Requires a Pull-Up Resistor to V _{CC}
9	SDA	I ² C Serial Data; Requires a Pull–Up Resistor to V_{CC}
9	VCC	Supply Voltage
16	GND	Ground

Table 2. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition	Min	Max	Unit
V_{CC}, V_{DDIO}	Supply Voltages		-0.5	4.6	V
V _{IN}	DC Input Voltage		-0.5	4.0	V
V _{OUT}	Output Voltage (Note 1)		-0.5	4.0	V
I _{IK}	DC Input Diode Current	V _{IN} < 0 V		-50	mA
I _{OK}	DC Output Diode Current	V _{OUT} < 0 V		-50	mA
I _{OL}	DC Output Sink Current			+50	mA
I _{CC}	DC V_{CC} or Ground Current per Supply Pin			±100	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Junction Temperature under Bias			+150	°C
TL	Junction Lead Temperature, Soldering 10 seconds			+260	°C
θ_{JA}	Thermal Resistance, Junction-to-Ambient			115	°C/W
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114		4	kV
		Charged Device Model, JESD22-C101		2	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. All output current absolute maximum ratings must be observed.

Table 3. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Condition	Min	Max	Unit
V _{CC}	Supply Voltage Operating		1.65	3.60	V
V _{DDIO}	I/O Side Reference Voltage		1.65	4.00	V
V _{IN}	Input Voltage on I/O Pins		0	4.00	V
V _{OUT}	Output Voltage		0	V _{DDIO}	V
T _A	Operating Temperature		-40	+85	°C
t _r , t _f	Input Rise and Fall Times to I/O Pins	V_{DDIO} at 1.8 V, 2.5 V ± 0.2 V	0	200	ns/V
	when Configured as inputs	V _{DDIO} at 3.6 V ±0.3 V	0	100	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. DC ELECTRICAL CHARACTERISTICS

				T _A = 25°C		T _A = - 85	-40 to °C		
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit
RST, ADDF	R, SDA, SCL, INT Pins								
V _{POR}	Power-On Reset Voltage	$V_{DDIO} = 0$ to 4.0 V				1.25		1.25	V
I _{IN}	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}$	0 to 3.6			±1		±10	μA
I _{OFF}	Power-Off Leakage Current	V_{IN} or V_{OUT} = 3.6 V	0			1		10	μA
Icc	Standby Mode (SCL in Static Condition)	$V_{IN} = V_{CC}$ or GND	1.8 to 3.6			1.2		1.5	μΑ
	Active Mode (Note 2) (SCL Active)					300		300	
GPIO Pins			V _{DDIO} (V)						
V _{IH}	HIGH Level Input Voltage		1.65 to 1.95	0.65 V _{DDIO}			0.65 V _{DDIO}		V
			2.30 to 4.00	0.70 V _{DDIO}			0.70 V _{DDIO}		
V _{IL}	LOW Level Input Voltage		1.65 to 1.95	-0.3		0.35 V _{DDIO}	-0.3	0.35 V _{DDIO}	V
			2.30 to 4.00	-0.3		0.30 V _{DDIO}	-0.3	0.30 V _{DDIO}	
V _{OH}	HIGH Level Output Voltage	$V_{IN} = V_{IH},$ $I_{OH} = 100 \ \mu A$	1.8	V _{DDIO} -0.2			V _{DDIO} -0.2		V
			3.6	V _{DDIO} -0.2			V _{DDIO} -0.2		V
			4.0	V _{DDIO} -0.2			V _{DDIO} -0.2		V
		I _{OH} = 6 mA	1.8	V _{DDIO} -0.45			V _{DDIO} -0.45		V
			3.6	V _{DDIO} -0.45			V _{DDIO} -0.45		V
V _{OL}	LOW Level Output Voltage	$V_{IN} = V_{IL},$	1.8			0.2		0.2	V
		I _{OL} = -100 μA	3.6			0.2		0.2	
			4.0			0.2		0.2	
		I _{OL} = -6 mA	1.8			0.45		0.45	
			3.6			0.5		0.5	
R _{PULL}	Pull–Up or Pull–Down Resistors				100				kΩ
I _{OL}	Output Low Current		1.8 to 4.0	6.0			6.0		mA
I _{ОН}	Output High Current		1.8 to 4.0	-6.0			-6.0		mA
I _{IN}	Input Low Current (Note 3)	$0 \leq V_{IN} \leq V_{DDIO}$	1.8 to 4.0			±50		±50	μA
I _{OFF}	Power-Off Leakage Current	VIN = 4.0 V	0			1		10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Includes all internal circuitry consumption from the V_{CC} supply. Does not include the I/O buffers, which are supplied by V_{DDIO} and are load dependent.

3. IIL and IIH specifications only apply when the outputs are configured with pull-down or pull-up resistors, respectively. Specifications values assume V_{IN} <= V_{DDIO}.

		Fast		
Symbol	Parameter	Min	Max	Unit
t _W	Reset Pulse Duration (see Figure 3)	150		ns
t _{RST_GLITCH}	Input Glitch Rejection on RST Pin (see Figure 3)	50	150	ns
t _{RESET}	Reset Time, Total Time from Rising Edge of Reset Pulse to Falling Edge of INT Pin (see Figure 4)		150	ns
t _{IV}	Time from Input Default State Change to INT Pin Driven LOW (see Figure 5)		4	μs

Table 5. AC ELECTRICAL CHARACTERISTICS (All typical values are for V_{CC} = 1.8 V at T_A = 25°C unless otherwise specified.)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



Figure 3. Reset Pulse Duration and Input Glitch Rejection Timing Diagram









Symbol	Parameter		Min	Max	Unit		
VIL	Low-Level Input Voltage		-0.5	0.3 V _{CC}	V		
V _{IH}	High-Level Input Voltage	0.7 V _{CC}		V			
V _{HYS}	Hysteresis of Schmitt Trigger Inputs $V_{CC} > 2 V$		0.05 V _{CC}		V		
		V_{CC} < 2 V	0.1 V _{CC}				
V _{OL}	Low-level Output Voltage at 3 mA Sink Current	$V_{CC} > 2 V$	0	0.4	V		
	(Open-Drain or Open-Collector)	V_{CC} < 2 V		0.2 V _{CC}			
lı	Input Current of Each I/O Pin, Input Voltage 0.26 V to 2.34 V	-10	10	μA			
Cl	Capacitance for Each I/O Pin			10	pF		

Table 6. DC CHARACTERISTICS (I²C CONTROLLER SDA, SCL)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 7. AC ELECTRICAL CHARACTERISTICS (All typical values are for V_{CC} = 1.8 V at T_A = 25°C unless otherwise specified.)

		Fast M	lode (400 kHz)	
Symbol	Parameter	Min	Max	Unit
f _{SCL}	SCL Clock Frequency	0	400	kHz
t _{HD;STA}	Hold Time (Repeated) START Condition	0.6		μs
t _{LOW}	LOW Period of SCL Clock (Note 4)	1.3		μs
t _{HIGH}	HIGH Period of SCL Clock	0.6		μs
t _{SU;STA}	Set Up Time for Repeated START Condition	0.6		μs
t _{HD;DAT}	Data Hold Time (See Figure 6)	0	0.9	μs
t _{SU;DAT}	Data Set Up Time (See Figure 6) (Note 5)	100		ns
t _{PS}	Set Up Time Required by SDA Input Buffer (When Receiving Data)	0		ns
t _{PH}	Out Delay Required by SDA Output Buffer (When Transmitting Data)	300		ns
t _r	Rise Time of SDA and SCL Signals (Note 6, 7)	20 + 0.1C _b	300	ns
t _f	Fall Time of SDA and SCL Signals (Note 6, 7)	20 + 0.1C _b	300	ns
t _{SU;STOP}	Set Up Time for STOP Condition	0.6		μs
t _{BUF}	Bus Free Time between a STOP and START Conditions	1.3		μs
t _{SP}	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The FXL6408 can accept clock signals with LOW as low as 1.1 μs, provided that the received SDA signal t_{HD:DAT} + t_{r/f}≤1.1 μs. The FXL6408 features a 0 ns SDA input setup time and, therefore, this parameter is not included in the above equation.

5. A Fast-Mode I²C-Bus[®] device can be used in a Standard-Mode I²C-Bus system, but the requirement t_{SU;DAT} ≥250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal. It must output the next data bit to the SDA line tr max + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C bus specification) before the SCL line is released.

6. C_b equals the total capacitance of one bus line in pF. If mixed with High-Speed Mode devices, faster fall times are allowed, according to the I²C specification.

7. The FXL6408 ensures that the SDA signal out must coincide with SCL LOW for worst-case SCL t_f maximum times of 300 ns. This requirement prevents data loss by preventing SDA out transitions during the undefined region of the falling edge of SCL. Consequently, the FXL6408 fulfils the following requirement from the I²C specification, note 2 on page 77: "A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL." 8. FXL6408 I²C slave is fully compliant the NXP (Phillips) I²C specification Rev. 0.3 UM10204 (2007).

DEFINITION OF TIMING



Figure 6. Definition of Timing for Full-Speed Mode Devices on the I²C Bus

FUNCTIONAL DESCRIPTION

Overview

The FXL6408 I/O expander frees up six ports of the central processor to be dedicated for more critical functions. The FXL6408 enables the addition of eight General-Purpose Input / Output (GPIO) ports to a system processor while using two I/O ports for I²C control (net six additional I/Os). The device can be used in multiple applications, from button monitoring to driving control pins of other ICs in the system. It also allows the system designer to add new features and functions quickly without upgrading the central processor. The FXL6408 includes eight I/O pins controlled by an integrated I²C slave and allows the central processor to control each I/O independently. When configured as outputs, each pin can deliver up to 6 mA drive. When configured as inputs, the default state can be independently configured. In addition, the FXL6408 has integrated pull-up and pull-down resistors that are enabled via I²C commands in the register map. This allows the system designer to pre-bias the inputs to a known level to allow use with un-driven input signals.

Interrupt Operation

The \overline{INT} pin is a LOW-asserted open-drain output and requires an external pull-up resistor. The FXL6408 signals an interrupt to the processor when an event occurs, removing the need for the processor to continuously poll the FXL6408 registers. Immediately after detecting a change at an input, the FXL6408 writes the corresponding bit in the input interrupt status register (13_h) and asserts the \overline{INT} pin by pulling it LOW. The interrupt status register bit remains HIGH until the processor reads the register and clears the bit. If the input pin remains in the non-default state after the interrupt has been serviced, a new interrupt is not generated until after the input status has first returned to its default state and changed back to its non-default state. The FXL6408 also contains an Input Status register (0F_h) used to verify the current status of the given input at the time when the interrupt is serviced by the processor. These two registers allow the processor to determine the following information about any input every time the register map is read:

- If the input state changed from the default state since the most recent register read; and
- The current state of the input pin.

The interrupt output \overline{INT} , once asserted, is held LOW until the interrupt is serviced by the processor. This means that the system uses level–sensitive interrupts. Interrupt signaling is asynchronous to the SCL signal.

Device Reset

The FXL6408 has three reset options, all of which cause the part to reset all register settings to their default states. Immediately after device reset, the RST_INT bit in the Device ID & Ctrl register (01h) is HIGH and an interrupt signal is generated by the FXL6408. After the processor reads the register, this bit is cleared and, on future register reads, the processor can verify that the FXL6408 has not been reset if this bit remains LOW. Following are descriptions of the three reset methods.

Power-On Reset (POR)

On device power–up, when V_{CC} reaches V_{POR} or if the V_{CC} supply voltage drops below V_{POR} during operation, the FXL6408 immediately resets.

Software Reset

The FXL6408 can be reset by the processor using an I^2C write command to change bit 0 of register 01h to a 1. Immediately following this change, the FXL6408 resets and all register values return to their default values. In this case, the SW_RST bit returns to 0 as soon as the reset sequence is completed.

Reset Pin

The FXL6408 is reset when the $\overline{\text{RST}}$ pin (C3) is pulled LOW.

Translation

The FXL6408 has the ability to translate between the system I²C voltage reference and the I/O voltage reference. The V_{CC} pin is used both as the FXL6408 power supply as well as the voltage reference for the I²C inputs, ADDR, \overline{INT} and RESET pins. The V_{DDIO} pin is used only for the voltage supply reference of the I/O ports. For example, a 1.8 V-referenced I²C Bus can be used to interface with the FXL6408 and control 3.6 V-referenced I/Os by supplying V_{CC} = 1.8 V and V_{DDIO} = 3.6 V. If translation

is not needed, the system provides the same voltage to both the V_{CC} and V_{DDIO} pins. If both the I/O and I²C interfaces are referenced to 1.8 V, the V_{CC} supply and V_{DDIO} pin should both be tied to 1.8 V.

I²C Read / Write Procedures

Figure 7 and Figure 8 illustrate compatible I^2C write and read sequences. The FXL6408 does not support burst read or write optional modes described in the I^2C standard.



Figure 8. I²C Read Sequence

Table 8. I²C ADDRESS

Name	ADDR Pin	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Address	ADDR = 0	1	0	0	0	0	1	1	WR
	ADDR = 1	1	0	0	0	1	0	0	WR

Table 9. I²C REGISTER MAP

Register	Address	Туре	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset Value
Device ID & Ctrl	01h	R/W	MF3	MF2	MF1	FW_rev3	FW_rev2	FW_rev1	RST_INT	SW_RST	10100010
IO Direction	03h	R/W	GPI07	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0	00000000
Output State	05h	R/W	Out 7	Out 6	Out 5	Out 4	Out 3	Out 2	Out 1	Out 0	00000000
Output High-Z	07h	R/W	Out 7	Out 6	Out 5	Out 4	Out 3	Out 2	Out 1	Out 0	11111111
Input Default State	09h	R/W	ln 7	In 6	ln 5	In 4	In 3	In 2	In 1	In 0	0000000
Pull Enable	0Bh	R/W	In 7	ln 6	ln 5	In 4	ln 3	ln 2	ln 1	In 0	11111111
Pull–Down/ Pull–Up	0Dh	R/W	ln 7	In 6	ln 5	ln 4	In 3	ln 2	ln 1	In 0	00000000
Input Status	0Fh	R	In 7	ln 6	ln 5	In 4	ln 3	ln 2	ln 1	In 0	XXXXXXXX
Interrupt Mask	11h	R/W	In 7	ln 6	ln 5	In 4	ln 3	ln 2	ln 1	In 0	00000000
Interrupt Status	13h	R/W	ln 7	In 6	ln 5	In 4	ln 3	ln 2	ln 1	In 0	XXXXXXXX
Reserved	02h, 04h, 0.6h, 08h, 0Ah, 0Ch, OEh, 10h, 12h	Reserved	XXXXXXXX								

Table 10. DEVICE ID & CONTROL (Address 01_h; RST INT flag is cleared after being read by master; for SW reset, the master writes bit 0 HIGH)

Bit #	Name	Bit Size	Description
7:5	MF	3	3-bit manufacturer ID assigned by Nokia, Bits 7:5 are 101 for onsemi.
4:2	FW_rev	3	3-bit ascending value, indicating the firmware revision. Initial revision is 000.
1	RST_INT	1	Indicates that the device has been reset and the default values are set. 0: normal operation 1: the device has been reset and register default values are set
0	SW_RST	1	Software reset: 0: normal operation 1: SW reset commanded

Table 11. IO DIRECTION (Address 03h)

Bit #	Name	Bit Size	Description
7	GPIO7	1	0: GPIO configured as Input
6	GPIO6	1	1. GPIO conligured as Output
5	GPIO5	1	
4	GPIO4	1	
3	GPIO3	1	
2	GPIO2	1	
1	GPIO1	1	
0	GPIO0	1	

Table 12. OUTPUT STATE	(Address 05 _h ; if the	pin is defined as in	put in register 03 _h	, the corresponding bit has no effect)
	\ II/			

Bit #	Name	Bit Size	Description
7	Out 7	1	0: GPIO Output = LOW
6	Out 6	1	
5	Out 5	1	
4	Out 4	1	
3	Out 3	1	
2	Out 2	1	
1	Out 1	1	
0	Out 0	1	1

Table 13. OUTPUT HIGH-Z (Address 07_h ; if the pin is defined as input in register 03_h , the corresponding bit has no effect)

Bit #	Name	Bit Size	Description
7	Out 7	1	0: GPIO Output state follows register 05 _h
6	Out 6	1	1: GPIO Output = HIGH–Z
5	Out 5	1	
4	Out 4	1	
3	Out 3	1	
2	Out 2	1	
1	Out 1	1	
0	Out 0	1	

Table 14. INPUT DEFAULT STATE (Address 09_h ; defines the expected state of the GPIO; if the pin is defined as output in register 03_h , the corresponding bit has no effect)

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input default is set to LOW; when the GPIO goes HIGH, an interrupt is
6	ln 6	1	1: GPIO input default is set to HIGH; when the GPIO goes LOW, an interrupt is
5	ln 5	1	triggered
4	In 4	1	
3	ln 3	1	
2	ln 2	1	
1	ln 1	1	
0	ln 0	1	

Table 15. PULL ENABLE (A	Address $0B_h$; pull enable for input pin; if the pin is defined as output in register 03_h , t	the corresponding bit
has no effect)		

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input Pull-up/Pull-down is not enabled
6	ln 6	1	1: GPIO input Pull-up/Pull-down is enabled
5	ln 5	1	
4	ln 4	1	
3	ln 3	1	
2	ln 2	1	
1	ln 1	1	
0	In 0	1	

Table 16. PULL–DOWN / **PULL–UP** (Address $0D_h$; if the pin is defined as output in register 03_h , the corresponding bit has no effect; if the corresponding bit in register $0B_h=0$, this register setting has no effect)

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input Pull-down is enabled
6	ln 6	1	1: GPIO input Pull-up is enabled
5	ln 5	1	
4	ln 4	1	
3	ln 3	1	
2	ln 2	1	
1	ln 1	1	
0	ln 0	1	

Table 17. INPUT STATUS (Address $0F_h$; if the pin is defined as output in register 03_h , the corresponding bit has no effect; this bit shows the real-time input pin status)

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input is LOW
6	ln 6	1	1: GPIO input is HIGH
5	ln 5	1	
4	In 4	1	
3	In 3	1	
2	ln 2	1	
1	ln 1	1	
0	In 0	1	

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input interrupt is generated
6	In 6	1	1: GPIO input interrupt is masked
5	ln 5	1	
4	In 4	1	
3	In 3	1	
2	ln 2	1	
1	In 1	1	
0	In 0	1	

Table 18. INTERRUPT MASK (Address 11_h ; if the pin is defined as output in register 03_h , the corresponding bit has no effect; this bit enables the interrupt generation from input pin state change to INT)

Table 19. INTERRUPT STATUS (Address 13_h ; this bit is HIGH if input GPIO \neq default state (register 09_h); the flag is cleared after being read by the master (bit returns to 0); the input must go back to default state and change again before this flag is raised again)

Bit #	Name	Bit Size	Description
7	ln 7	1	0: GPIO input is in default state or the flag has been cleared
6	ln 6	1	1: GPIO input has changed state from default
5	ln 5	1	
4	ln 4	1	
3	ln 3	1	
2	ln 2	1	
1	In 1	1	
0	ln 0	1	

ORDERING INFORMATION

Table 20. ORDERING INFORMATION

Part Number	Top Mark	Operating Temperature Range	Package	Packing Method †
FXL6408UMX	ХТ	–40 to 85°C	16-Lead Ultra-thin Molded Leadless Package, Quad, 1.8 x 2.6 mm , 0.4P	5000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.



© Semiconductor Components Industries, LLC, 2019

ON Semiconductor

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>