



IFNU404, IFNU405, IFNU406 Dual Matched N-Channel JFET

Features

- InterFET [N0016H Geometry](#)
- Low Leakage: 10 pA Typical
- Low Input Capacitance: 3.5 pF Typical
- High Input Impedance
- Replacement for U404,5,6
- RoHS Compliant
- SMT, TH, and Bare Die Package options.




Applications

- Low Noise Differential Amplifier
- Differential Amplifier
- JFET Input Op-Amps

Description

The -50V InterFET IFNU404, IFNU405, and IFNU406 JFET's are targeted for low noise differential amplifier designs. Gate leakages are less than 10pA at room temperatures. The TO-71 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.



Product Summary

Parameters	IFNU404 Min	IFNU405 Min	IFNU406 Min	Unit
BV _{GSS} Gate to Source Breakdown Voltage	-50	-50	-50	V
I _{DSS} Drain to Source Saturation Current	0.5	0.5	0.5	mA
V _{GS(off)} Gate to Source Cutoff Voltage	-0.5	-0.5	-0.5	V
G _{FS} Forward Transconductance	2	2	2	mS

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFNU404; IFNU405; IFNU406	Through-Hole	TO-71	Bulk
SMPU404; SMPU405; SMPU406	Surface Mount	SOIC8	Bulk
SMPU404; SMPU405; SMPU406	7" Tape and Reel: Max 500 Pieces 13" Tape and Reel: Max 2,500 Pieces	SOIC8	Minimum 500 Pieces Tape and Reel
IFNU404COT; IFNU405COT; IFNU406COT *	Chip Orientated Tray (COT Waffle Pack)	COT	70/Waffle Pack
IFNU404CFT; IFNU405CFT; IFNU406CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack

* Bare die packaged options are designed for matched specifications but not 100% tested



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.

Electrical Characteristics

Maximum Ratings (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Value	Unit
V_{RGS} Reverse Gate Source and Gate Drain Voltage	-50	V
I_{FG} Continuous Forward Gate Current	50	mA
P_D Continuous Device Power Dissipation	300	mW
P Power Derating	2.8	mW/ $^\circ\text{C}$
T_J Operating Junction Temperature	-55 to 125	$^\circ\text{C}$
T_{STG} Storage Temperature	-65 to 150	$^\circ\text{C}$

Static Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)


Parameters	Conditions	IFNU404, IFNU405, IFNU406			Unit
		Min	Typ	Max	
$V_{(BR)GSS}$ Gate to Source Breakdown Voltage	$I_G = -1\mu\text{A}, V_{DS} = 0\text{V}$	-50			V
I_{GSS} Gate to Source Reverse Current	$V_{GS} = -30\text{V}, V_{DS} = 0\text{V}$			-25	pA
I_G Gate Operating Current	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, T_A = 125^\circ\text{C}$			-15	pA
	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, T_A = 125^\circ\text{C}$			-10	nA
$V_{GS(OFF)}$ Gate to Source Cutoff Voltage	$V_{DS} = 20\text{V}, I_D = 1\text{nA}$	-0.5		-2.5	V
V_{GS} Gate Source Voltage	$V_{DS} = 20\text{V}, I_D = 200\mu\text{A}$	-0.2		-2.3	V
I_{DSS} Drain to Source Saturation Current	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$ (Pulsed)	0.5		10	mA

Dynamic Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Conditions	IFNU404, IFNU405, IFNU406			Unit
		Min	Typ	Max	
G_{FS} Forward Transconductance	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}, f = 1\text{kHz}$	2		7	mS
	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, f = 1\text{kHz}$	1		2	
G_{OS} Output Conductance	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}, f = 1\text{kHz}$			20	μS
	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, f = 1\text{kHz}$			2	
C_{ISS} Input Capacitance	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, f = 1\text{MHz}$			8	pF
C_{RSS} Reverse Capacitance	$V_{DS} = 15\text{V}, I_D = 200\mu\text{A}, f = 1\text{MHz}$			3	pF
e_n Equivalent Circuit Input Noise Voltage	$V_{DS} = 20\text{V}, I_D = 200\mu\text{A}, f = 100\text{Hz}$			20	nV/ $\sqrt{\text{Hz}}$
$ V_{GS1} - V_{GS2} $ Differential Gate Source Voltage	$V_{DS} = 10\text{V}, I_D = -200\mu\text{A}$	IFNU404		15	mV
		IFNU405		20	
		IFNU406		40	
$\frac{ V_{GS1} - V_{GS2} }{\Delta T}$ Differential Gate Source Voltage with Temperature	$V_{DS} = 10\text{V}, I_D = 200\mu\text{A}$ $T_A = 25^\circ\text{C}, T_B = 85^\circ\text{C}$	IFNU404		4	$\text{mV}/^\circ\text{C}$
		IFNU405		5	
		IFNU406		5	
CMRR Common Mode Rejection Ratio	$V_{DD} = 10\text{V to } 20\text{V},$ $I_D = 200\mu\text{A}$	IFNU404	95		dB
		IFNU405	90		
		IFNU406	90		


TO-71 Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Eight leaded device. Not all leads are shown in drawing views.
3. Some package configurations will not populate pin 8 and/or pin 4.
4. Package weight approximately 0.35 grams
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.


Suggested Bent Lead Through-Hole Layout



1. All linear dimensions are in millimeters.
2. Pads 8 and/or pad 4 can be eliminated for devices with less pins.
3. The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.


SOIC8 Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Package weight approximately 0.21 grams
3. Molded plastic case UL 94V-0 rated
4. For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



1. All linear dimensions are in millimeters.
2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[InterFET:](#)

[U405](#) [U404](#) [U406](#) [IFN405](#) [IFN406](#) [IFN404](#) [IFNU404](#) [IFNU405](#) [IFNU406](#)