# Voltage Regulator -Adjustable Output, Positive

# LM317L, NCV317L


The LM317L is an adjustable 3-terminal positive voltage regulator capable of supplying in excess of 100 mA over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM317L serves a wide variety of applications including local, on card regulation. This device can also be used to make a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM317L can be used as a precision current regulator.

## Features

- Output Current in Excess of 100 mA
- Output Adjustable Between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3–Lead Transistor Package
- Eliminates Stocking Many Fixed Voltages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb–Free Devices

## Simplified Application



 \* C<sub>in</sub> is required if regulator is located an appreciable distance from power supply filter.
 \*\* C<sub>O</sub> is not needed for stability, however, it does improve transient response.

$$V_{out} = 1.25 V \left(1 + \frac{R_2}{R_1}\right) + I_{Adj} R_2$$


Since  $I_{Adj}$  is controlled to less than 100  $\mu A,$  the error associated with this term is negligible in most applications.



## **ON Semiconductor®**

www.onsemi.com

## LOW CURRENT THREE-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR



## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

## **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 9 of this data sheet.

## MAXIMUM RATINGS

| Rating   | Symbol   | Value                           | Unit              |
|--|--|---------------------------------|-------------------|
| Input-Output Voltage Differential  | V <sub>I</sub> -V <sub>O</sub>                         | 40                              | Vdc               |
| Power Dissipation<br>Case 29 (TO-92)<br>$T_A = 25^{\circ}C$<br>Thermal Resistance, Junction-to-Ambient<br>Thermal Resistance, Junction-to-Case | $P_D$<br>$R_{\theta JA}$<br>$R_{\theta JC}$            | Internally Limited<br>160<br>83 | W<br>°C/W<br>°C/W |
| Case 751 (SOIC-8) (Note 1)<br>T <sub>A</sub> = 25°C<br>Thermal Resistance, Junction-to-Ambient<br>Thermal Resistance, Junction-to-Case         | Ρ <sub>D</sub><br>R <sub>θJA</sub><br>R <sub>θJC</sub> | Internally Limited<br>180<br>45 | W<br>°C/W<br>°C/W |
| Maximum Junction Temperature   | T <sub>JMAX</sub>                                      | +150                            | °C                |
| Storage Temperature Range  | T <sub>stg</sub>                                       | –65 to +150                     | °C                |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. SOIC-8 Junction-to-Ambient Thermal Resistance is for minimum recommended pad size. Refer to Figure 24 for Thermal Resistance variation versus pad size.

 This device series contains ESD protection and exceeds the following tests: Human Body Model, 2000 V per MIL STD 883, Method 3015. Machine Model Method, 200 V.




Figure 1. Representative Schematic Diagram

## **ELECTRICAL CHARACTERISTICS**

(VI-VO = 5.0 V; IO = 40 mA; TI = TIOW to Thigh (Note 3); Imax and Pmax (Note 4); unless otherwise noted.)

|   |        |                     | LM317L, LB, NCV317LB |            |           |                        |
|---|--------|---------------------|----------------------|------------|-----------|------------------------|
| Characteristics   | Figure | Symbol              | Min                  | Тур        | Мах       | Unit                   |
| Line Regulation (Note 5) $T_A = 25^{\circ}C, \ 3.0 \ V \leq V_I - V_O \leq 40 \ V$  | 1      | Reg <sub>line</sub> | -                    | 0.01       | 0.04      | %/V                    |
| Load Regulation (Note 5), $T_A = 25^{\circ}C$<br>10 mA $\leq I_O \leq I_{max} - LM317L$<br>$V_O \leq 5.0 V$<br>$V_O \geq 5.0 V$   | 2      | Reg <sub>load</sub> | -                    | 5.0<br>0.1 | 25<br>0.5 | mV<br>% V <sub>O</sub> |
| Adjustment Pin Current  | 3      | I <sub>Adj</sub>    | -                    | 50         | 100       | μA                     |
| $\begin{array}{l} \mbox{Adjustment Pin Current Change} \\ \mbox{2.5 V} \leq V_I - V_O \leq 40 \mbox{ V}, \mbox{ P}_D \leq \mbox{P}_{max} \\ \mbox{10 mA} \leq I_O \leq I_{max} - LM317L \end{array}$      | 1, 2   | $\Delta I_{Adj}$    | -                    | 0.2        | 5.0       | μΑ                     |
| $ \begin{array}{l} \mbox{Reference Voltage} \\ \mbox{3.0 V} \leq V_I - V_O \leq 40 \mbox{ V}, \mbox{ P}_D \leq \mbox{P}_{max} \\ \mbox{10 mA} \leq I_O \leq I_{max} - LM317L \end{array} $                | 3      | V <sub>ref</sub>    | 1.20                 | 1.25       | 1.30      | V                      |
| Line Regulation (Note 5), $3.0 \text{ V} \le \text{V}_{\text{I}} - \text{V}_{\text{O}} \le 40 \text{ V}$  | 1      | Reg <sub>line</sub> | -                    | 0.02       | 0.07      | %/V                    |
| Load Regulation (Note 5)<br>10 mA $\leq I_O \leq I_{max} - LM317L$<br>$V_O \leq 5.0 V$<br>$V_O \geq 5.0 V$  | 2      | Reg <sub>load</sub> | -<br>-               | 20<br>0.3  | 70<br>1.5 | mV<br>% V <sub>O</sub> |
| Temperature Stability $(T_{low} \le T_J \le T_{high})$  | 3      | Τ <sub>S</sub>      | -                    | 0.7        | -         | % V <sub>O</sub>       |
| Minimum Load Current to Maintain Regulation (V <sub>I</sub> – V <sub>O</sub> = 40 V)  | 3      | I <sub>Lmin</sub>   | _                    | 3.5        | 10        | mA                     |
| $ \begin{array}{l} Maximum \ Output \ Current \\ V_I - V_O \leq 6.25 \ V, \ P_D \leq P_{max}, \ Z \ Package \\ V_I - V_O \leq 40 \ V, \ P_D \leq P_{max}, \ T_A = 25^\circ C, \ Z \ Package \end{array} $ | 3      | I <sub>max</sub>    | 100                  | 200<br>20  |           | mA                     |
| RMS Noise, % of V <sub>O</sub><br>T <sub>A</sub> = 25°C, 10 Hz $\leq$ f $\leq$ 10 kHz   | -      | N                   | -                    | 0.003      | -         | % V <sub>O</sub>       |
| Ripple Rejection (Note 6)<br>$V_O = 1.2 \text{ V}, \text{ f} = 120 \text{ Hz}$<br>$C_{Adj} = 10 \mu\text{F}, V_O = 10.0 \text{ V}$  | 4      | RR                  | 60<br>-              | 80<br>80   |           | dB                     |
| Thermal Shutdown (Note 7)   | -      | -                   | -                    | 180        | -         | °C                     |
| Long Term Stability, $T_J = T_{high}$ (Note 8)<br>$T_A = 25^{\circ}C$ for Endpoint Measurements   | 3      | S                   | -                    | 0.3        | 1.0       | %/1.0 k<br>Hrs.        |

T<sub>low</sub> to T<sub>high</sub> = 0° to +125°C for LM317L -40° to +125°C for LM317LB, NCV317LB
 I<sub>max</sub> = 100 mA P<sub>max</sub> = 625 mW
 Load and line regulation are specified at constant junction temperature. Changes in V<sub>O</sub> due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
 C<sub>Adj</sub>, when used, is connected between the adjustment pin and ground.
 Thermal characteristics are not subject to production test.
 Since Long. Term Stability capacities are not subject to production test.

8. Since Long-Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.




Figure 2. Line Regulation and  $\Delta I_{Adj}/Line$  Test Circuit








Figure 3. Load Regulation and  $\Delta I_{Adj}$ /Load Test Circuit











## **APPLICATIONS INFORMATION**

#### **Basic Circuit Operation**

The LM317L is a 3-terminal floating regulator. In operation, the LM317L develops and maintains a nominal 1.25 V reference ( $V_{ref}$ ) between its output and adjustment terminals. This reference voltage is converted to a programming current ( $I_{PROG}$ ) by  $R_1$  (see Figure 13), and this constant current flows through  $R_2$  to ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} \left(1 + \frac{R_2}{R_1}\right) + I_{Adj} R_2$$

Since the current from the adjustment terminal  $(I_{Adj})$  represents an error term in the equation, the LM317L was designed to control  $I_{Adj}$  to less than 100 µA and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM317L is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

# V<sub>in</sub> $V_{out}$ $V_{out}$ Adjust $V_{ref}$ $R_1$ PROG $V_{out}$ $I_{Adj}$ $R_2$ $V_{ref}$ = 1.25 V Typical

Figure 18. Basic Circuit Configuration

## Load Regulation

The LM317L is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### **External Capacitors**

A 0.1  $\mu$ F disc or 1.0  $\mu$ F tantalum input bypass capacitor (C<sub>in</sub>) is recommended to reduce the sensitivity to input line impedance.


The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor ( $C_{Adj}$ ) prevents ripple from being amplified as the output voltage is increased. A 10  $\mu$ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 V application.

Although the LM317L is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance ( $C_0$ ) in the form of a 1.0 µF tantalum or 25 µF aluminum electrolytic capacitor on the output swamps this effect and insures stability.

## **Protection Diodes**

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 14 shows the LM317L with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ( $C_O > 10 \,\mu\text{F}, C_{Adj} > 5.0 \,\mu\text{F}$ ). Diode D1 prevents Co from discharging thru the IC during an input short circuit. Diode D2 protects against capacitor CAdi discharging through the IC during an output short circuit. The combination of diodes  $D_1$  and  $D_2$  prevents  $C_{Adj}$  from discharging through the IC during an input short circuit.



As shown  $O < I_O < 95$  mA

## Figure 20. Adjustable Current Limiter




Figure 22. Slow Turn-On Regulator






Figure 19. Voltage Regulator with **Protection Diodes** 




D<sub>1</sub> protects the device during an input short circuit.

## Figure 21. 5.0 V Electronic Shutdown Regulator




## Figure 23. Current Regulator





#### MARKING DIAGRAMS



## **ORDERING INFORMATION**


| Device        | Operating Temperature Range                    | Package          | Shipping <sup>†</sup> |
|---------------|--|------------------|-----------------------|
| LM317LBDG     |  | SOIC-8 (Pb-Free) | 98 Units / Rail       |
| LM317LBDR2G   |  | SOIC-8 (Pb-Free) | 2500/Tape & Reel      |
| LM317LBZG     |  | TO-92 (Pb-Free)  | 2000 Units / Bag      |
| LM317LBZRAG   |  | TO-92 (Pb-Free)  | 2000 Tape & Reel      |
| LM317LBZRPG   | $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$ | TO-92 (Pb-Free)  | 2000 Ammo Pack        |
| NCV317LBDG*   |  | SOIC-8 (Pb-Free) | 98 Units / Rail       |
| NCV317LBDR2G* |  | SOIC-8 (Pb-Free) | 2500/Tape & Reel      |
| NCV317LBZG*   |  | TO-92 (Pb-Free)  | 2000 Units / Bag      |
| NCV317LBZRAG* |  | TO-92 (Pb-Free)  | 2000 Tape & Reel      |
| LM317LDG      |  | SOIC-8 (Pb-Free) | 98 Units / Rail       |
| LM317LDR2G    |  | SOIC-8 (Pb-Free) | 2500/Tape & Reel      |
| LM317LZG      |  | TO-92 (Pb-Free)  | 2000 Units / Bag      |
| LM317LZRAG    | $T_J = 0^{\circ}C$ to $+125^{\circ}C$          | TO-92 (Pb-Free)  | 2000 Tape & Reel      |
| LM317LZREG    |  | TO-92 (Pb-Free)  | 2000 Tape & Reel      |
| LM317LZRMG    |  | TO-92 (Pb-Free)  | 2000 Ammo Pack        |
| LM317LZRPG    |  | TO-92 (Pb-Free)  | 2000 Ammo Pack        |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.
 \*NCV devices: T<sub>low</sub> = -40°C, T<sub>high</sub> = +125°C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

## MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





## **STYLES AND MARKING ON PAGE 3**

| DOCUMENT NUMBER:  | 98AON52857E   | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |  |
|---|---|---|-------------|--|--|--|
| DESCRIPTION:  | TO-92 (TO-226) 1 WATT PA  |   | PAGE 1 OF 3 |  |  |  |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |   |             |  |  |  |


© Semiconductor Components Industries, LLC, 2019




### **TO-92 (TO-226) 1 WATT** CASE 29–10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD





## NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS,
- 4. DIMENSION ७ AND ७2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION ७2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

|     | MILLIMETERS |          |       |  |
|-----|-------------|----------|-------|--|
| DIM | MIN.        | NDM.     | MAX.  |  |
| Α   | 3.75        | 3.90     | 4.05  |  |
| A1  | 1.28        | 1.43     | 1.58  |  |
| σ   | 0.38        | 0.465    | 0.55  |  |
| b2  | 0.62        | 0.70     | 0.78  |  |
| с   | 0.35        | 0.40     | 0.45  |  |
| D   | 7.85        | 8.00     | 8.15  |  |
| Е   | 4.75        | 4.90     | 5.05  |  |
| E2  | 3.90        |          |       |  |
| e   |             | 2.50 BSC |       |  |
| L   | 13.80       | 14.00    | 14.20 |  |
| L2  | 13.20       | 13.60    | 14.00 |  |
| L3  | 3.00 REF    |          |       |  |

## **STYLES AND MARKING ON PAGE 3**

| DOCUMENT NUMBER:  | 98AON52857E  | Electronic versions are uncontrolled except when accessed directly from the Document Repository<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|---|--|--|-------------|--|--|
| DESCRIPTION:  | TO-92 (TO-226) 1 WATT  |  | PAGE 2 OF 3 |  |  |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | ON Semiconductor and    ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |  |             |  |  |

### TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

## DATE 05 MAR 2021

2. SOURCE

STYLE 5: PIN 1. DRAIN

| 2.                             | EMITTER<br>BASE<br>COLLECTOR          |
|--------------------------------|---------------------------------------|
| STYLE 6:<br>PIN 1.<br>2.<br>3. | SOURCE & SUBSTRATE                    |
| 2.                             | ANODE<br>CATHODE & ANODE<br>CATHODE   |
| 2.                             | ANODE<br>GATE<br>CATHODE              |
| 2.                             | COLLECTOR<br>EMITTER<br>BASE          |
|                                | V <sub>CC</sub><br>GROUND 2<br>OUTPUT |
|                                | GATE<br>DRAIN<br>SOURCE               |

STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 7: PIN 1. SOURCE 2. DRAIN 3. GATE STYLE 12: PIN 1. MAIN TERMINAL 1 2. GATE 3. MAIN TERMINAL 2 STYLE 17: PIN 1. COLLECTOR 2. BASE 3. EMITTER STYLE 22: PIN 1. SOURCE 2. GATE 3. DRAIN STYLE 27: PIN 1. MT 2. SUBSTRATE 3. MT STYLE 32 PIN 1. BASE 2. COLLECTOR 3. EMITTER

| style<br>Pin | 1.<br>2. | ANODE<br>ANODE<br>CATHODE           |
|--------------|----------|-------------------------------------|
| STYLE<br>PIN | 1.<br>2. | DRAIN<br>GATE<br>SOURCE & SUBSTRATE |
| STYLE<br>PIN | 1.<br>2. | ANODE 1<br>GATE<br>CATHODE 2        |
| STYLE<br>PIN | 1.<br>2. | ANODE<br>CATHODE<br>NOT CONNECTED   |
| STYLE<br>PIN | 1.<br>2. | GATE<br>SOURCE<br>DRAIN             |
| Style<br>Pin | 1.<br>2. | CATHODE<br>ANODE<br>GATE            |
| STYLE<br>PIN | 1.<br>2. | RETURN<br>INPUT<br>OUTPUT           |
|              |          |                                     |

STYLE 4: PIN 1. CATHODE 2. CATHODE 3. ANODE STYLE 9: PIN 1. BASE 1 2. EMITTER 3. BASE 2 STYLE 14: PIN 1. EMITTER 2. COLLECTOR 3. BASE STYLE 19: PIN 1. GATE 2. ANODE 3. CATHODE STYLE 24: PIN 1. EMITTER 2. COLLECTOR/ANODE 3. CATHODE STYLE 29: PIN 1. NOT CONNECTED 2. ANODE 3. CATHODE

STYLE 34:

PIN 1. INPUT

2. GROUND 3. LOGIC

3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR

3. EMITTER

## GENERIC MARKING DIAGRAM\*

XXXXX XXXXX ALYW

XXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
  - = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER:  | 98AON52857E   | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED ( |             |  |  |
|---|---|--|-------------|--|--|
| DESCRIPTION:  | TO-92 (TO-226) 1 WATT   |  | PAGE 3 OF 3 |  |  |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |  |             |  |  |





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER:  | 98ASB42564B   | Electronic versions are uncontrolled except when accessed directly from the Document Repositor<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.  |   |
|---|---|--|---|
| DESCRIPTION:  | SOIC-8 NB   |  | PAGE 1 OF 2   |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | to make changes without further notice to an<br>articular purpose, nor does ON Semiconducto | stries, LLC dba ON Semiconductor or its subsidiaries in the United States<br>y products herein. ON Semiconductor makes no warranty, representation<br>r assume any liability arising out of the application or use of any product on<br>incidental damages. ON Semiconductor does not convey any license under | or guarantee regarding<br>r circuit, and specifically |

© Semiconductor Components Industries, LLC, 2019

### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

| STYLE 3:<br>PIN 1. DRAIN, DIE #1<br>2. DRAIN, #1<br>3. DRAIN, #2<br>4. DRAIN, #2<br>5. GATE, #2<br>6. SOURCE, #2<br>7. GATE, #1<br>8. SOURCE, #1                            |
|---|
| STYLE 7:<br>PIN 1. INPUT<br>2. EXTERNAL BYPASS<br>3. THIRD STAGE SOURCE<br>4. GROUND<br>5. DRAIN<br>6. GATE 3<br>7. SECOND STAGE Vd<br>8. FIRST STAGE Vd                    |
| STYLE 11:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. DRAIN 2<br>7. DRAIN 1<br>8. DRAIN 1   |
| STYLE 15:<br>PIN 1. ANODE 1<br>2. ANODE 1<br>3. ANODE 1<br>4. ANODE 1<br>5. CATHODE, COMMON<br>6. CATHODE, COMMON<br>7. CATHODE, COMMON<br>8. CATHODE, COMMON               |
| STYLE 19:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. MIRROR 2<br>7. DRAIN 1<br>8. MIRROR 1   |
| STYLE 23:<br>PIN 1. LINE 1 IN<br>2. COMMON ANODE/GND<br>3. COMMON ANODE/GND<br>4. LINE 2 IN<br>5. LINE 2 OUT<br>6. COMMON ANODE/GND<br>7. COMMON ANODE/GND<br>8. LINE 1 OUT |
| STYLE 27:<br>PIN 1. ILIMIT<br>2. OVLO<br>3. UVLO<br>4. INPUT+<br>5. SOURCE<br>6. SOURCE<br>7. SOURCE<br>8. DRAIN  |

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

| DOCUMENT NUMBER:  | 98ASB42564B   | Electronic versions are uncontrolled except when accessed directly from the Document Repositor<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|---|---|---|-------------|--|--|
| DESCRIPTION:  | DESCRIPTION: SOIC-8 NB PAGE   |   | PAGE 2 OF 2 |  |  |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |   |             |  |  |

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

LM317LBDLM317LBDGLM317LBDR2LM317LBDR2GLM317LBZLM317LBZGLM317LBZRALM317LBZRAGLM317LBZRPLM317LBZRPGLM317LDLM317LDGLM317LDR2LM317LDR2GLM317LZGLM317LZRAGLM317LZRAGLM317LZRELM317LZRMLM317LZRPLM317LZRPGLM317LZRMGLM317LZREGNCV317LBDGNCV317LBDR2GNCV317LBZGNCV317LBZRAGNCV317LBZRAGNCV317LBZRAG