MC14503B

Hex Non-Inverting 3-State Buffer

The MC14503B is a hex non-inverting buffer with 3-state outputs, and a high current source and sink capability. The 3-state outputs make it useful in common bussing applications. Two disable controls are provided. A high level on the Disable A input causes the outputs of buffers 1 through 4 to go into a high impedance state and a high level on the Disable B input causes the outputs of buffers 5 and 6 to go into a high impedance state.

Features

- 3-State Outputs
- TTL Compatible Will Drive One TTL Load Over Full Temperature Range
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Two Disable Controls for Added Versatility
- Pin for Pin Replacement for MM80C97 and 340097
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V_{DD}	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V _{in} , V _{out}	-0.5 to V _{DD} + 0.5	V
Input Current (DC or Transient) per Pin	I _{in}	±10	mA
Output Current (DC or Transient) per Pin	l _{out}	±25	mA
Power Dissipation, per Package (Note 2)	P _D	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range		-65 to +150	°C
Lead Temperature (8–Second Soldering)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Maximum Ratings are those values beyond which damage to the device may
 occur.
- 2. Temperature Derating:
 - "D/DW" Package: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com



PIN ASSIGNMENT

	_				
DIS A	þ	1 ●	16	þ	V_{DD}
IN 1	þ	2	15	þ	DIS B
OUT 1	þ	3	14	þ	IN 6
IN 2	þ	4	13	þ	OUT 6
OUT 2	þ	5	12	þ	IN 5
IN 3	þ	6	11	þ	OUT 5
OUT 3	þ	7	10	þ	IN 4
V_{SS}	þ	8	9	þ	OUT 4

MARKING DIAGRAM



A = Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Package

TRUTH TABLE

ln _n	Appropriate Disable Input	Out _n
0	0	0
1	0	1
Х	1	High Impedance

X = Don't Care


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

LOGIC DIAGRAM

DISABLE B o 15 <u>11</u>0 OUT 5 13 O OUT 6 IN 60¹⁴ 3 O OUT 1 **O** OUT 2 O OUT 4 DISABLE A O V_{DD} = PIN 16 V_{SS} = PIN 8

CIRCUIT DIAGRAM



*Diode protection on all inputs (not shown)

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				– 55°C 25°C		125	°C				
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 3)	Max	Min	Max	Unit
$V_{in} = 0$)" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = V_{DD}$ "1	I" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V _O = 3.6 or 1.4 Vdc) (V _O = 7.2 or 2.8 Vdc) (V _O = 11.5 or 3.5 Vdc))" Level	V _{IL}	5.0 10 15		1.5 3.0 4.0	1 1 1	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1 (V _O = 1.4 or 3.6 Vdc) (V _O = 2.8 or 7.2 Vdc) (V _O = 3.5 or 11.5 Vdc)	I" Level	V _{IH}	5.0 10 15	3.5 7.0 11	1 1 1	3.5 7.0 11	2.75 5.50 8.25	1 1 1	3.5 7.0 11	1 1 1	Vdc
Output Drive Current	Source	ОН	4.5 5.0 5.0 10 15	-4.3 -5.8 -1.2 -3.1 -8.2	1 1 1 1	-3.6 -4.8 -1.02 -2.6 -6.8	-5.0 -6.1 -1.4 -3.7 -14.1	1 1 1 1	-2.5 -3.0 -0.7 -1.8 -4.8	1 1 1 1	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	4.5 5.0 10 15	2.2 2.6 6.5 19.2	- - -	1.8 2.1 5.5 16.1	2.1 2.3 6.2 25	- - -	1.2 1.3 3.8 11.2	- - -	mAdc
Input Current		l _{in}	15	-	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance, (V _{in} = 0)		C _{in}	ı	-	-	-	5.0	7.5	_	-	pF
Quiescent Current, (Per Packa	age)	ō	5.0 10 15		1.0 2.0 4.0	1 1 1	0.002 0.004 0.006	1.0 2.0 4.0		30 60 120	μAdc
Total Supply Current (Note 4, 9) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs) (All outputs switching, 50% Duty Cycle)	,	Ι _Τ	5.0 10 15	$I_{T} = (6.0 \mu\text{A/kHz}) \text{f} + I_{DD}$				μAdc			
3-State Output Leakage Curre	ent	I _{TL}	15	-	±0.1	_	±0.0001	±0.1	_	±3.0	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 4. The formulas given are for the typical characteristics only at 25°C.
- To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} V_{SS}) in volts, f in kHz is input frequency, and k = 0.006.

MC14503B

SWITCHING CHARACTERISTICS (Note 6) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

			All Ty	pes	
Characteristic	Symbol	V _{DD} V _{CC}	Typ (Note 7)	Max	Unit
Output Rise Time $t_{TLH} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{TLH} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$	t _{TLH}	5.0 10 15	45 23 18	90 45 35	ns
Output Fall Time $t_{THL} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{THL} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$	t _{THL}	5.0 10 15	45 23 18	90 45 35	ns
Turn–Off Delay Time, all Outputs $t_{PLH} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PLH} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PLH} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{PLH}	5.0 10 15	75 35 25	150 70 50	ns
Turn–On Delay Time, all Outputs $t_{PHL} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PHL} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PHL} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{PHL}	5.0 10 15	75 35 25	150 70 50	ns
3–State Propagation Delay Time Output "1" to High Impedance	[†] PHZ	5.0 10 15	75 40 35	150 80 70	ns
Output "0" to High Impedance	t _{PLZ}	5.0 10 15	80 40 35	160 80 70	ns
High Impedance to "1" Level	^t PZH	5.0 10 15	65 25 20	130 50 40	ns
High Impedance to "0" Level	t _{PZL}	5.0 10 15	100 35 25	200 70 50	ns

- 6. The formulas given are for the typical characteristics only at 25°C.
 7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Test Circuit and Waveforms $(t_{TLH}, t_{THL}, t_{PHL}, and t_{PLH})$






Figure 2. 3-State AC Test Circuit and Waveforms (t_{PLZ}, t_{PHZ}, t_{PZH}, t_{PZL})


ORDERING INFORMATION

Device	Package	Shipping [†]
MC14503BDG	SOIC-16 (Pb-Free)	48 / Rail
MC14503BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14503BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.			NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	8	ЗX
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	- 6	.40 ────
								-	-
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN. #1		CATHODE	2.	COMMON DRAIN (OUTPUT)		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			,	'' 🖳
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,			
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT)	16	5X T	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5		' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		0.0		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			¦
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT)			↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u>+-+</u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH	,			
	•							□ ₈	9 + - + -
								•	,
									BINENIOLONIO MILLINETTE
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative