





INA2128

SBOS035B - DECEMBER 1995 - REVISED MAY 2023

INA2128 Dual, Low-Power Instrumentation Amplifier

1 Features

Low offset voltage: 50 µV max

Low drift: 0.5 µV/°C max

Low input bias current: 5 nA max

Input voltage noise: 8 nV/√Hz at 1 kHz

High bandwidth: 1.3 MHz at G=1 V/V

High CMR: 120 dB min

Inputs protected to ±40 V

Wide supply range: ±2.25 V to ±18 V

Low quiescent current: 700 µA per channel

Temperature range: -40°C to +85°C

Package: 16-pin SOIC

2 Applications

Pressure transmitter

Temperature transmitter

Weigh scale

Electrocardiogram (ECG)

Analog input module

Data acquisition (DAQ)

3 Description

The INA2128 is a dual, low-power, general-purpose instrumentation amplifier (IA) offering excellent accuracy. The versatile three-op-amp design and small size make this device an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain (200 kHz at G = 100). A single external resistor sets any gain from 1 to 10,000. Internal input protection can withstand up to ±40 V without damage.


The INA2128 is laser-trimmed for very low offset voltage (50 µV), drift (0.5 µV/°C) and high commonmode rejection (120 dB at G ≥ 100). The device operates with power supplies as low as ±2.25 V, and quiescent current is only 700 µA per IA—a great choice for battery-operated and multiple-channel systems.

The INA2128 is available in an SOIC-16 package, and is specified from -40°C to +85°C.

Package Information

| PART NUMBER | PACKAGE(1) | PACKAGE SIZE(2) | | | | |
|-------------|---------------|-------------------|--|--|--|--|
| INA2128 | DW (SOIC, 16) | 10.3 mm × 10.3 mm | | | | |

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

| 1 Features | 1 | 6.6 Typical Characteristics | 8 |
|--------------------------------------|---|--|------|
| 2 Applications | | 7 Application and Implementation | |
| 3 Description | 1 | | |
| 4 Revision History | | 7.2 Typical Application | |
| 5 Pin Configuration and Functions | | 8 Device and Documentation Support | 18 |
| 6 Specifications | 5 | 8.1 Receiving Notification of Documentation Updates. | 18 |
| 6.1 Absolute Maximum Ratings | 5 | 8.2 Support Resources | 18 |
| 6.2 ESD Ratings | | | |
| 6.3 Recommended Operating Conditions | | 8.4 Electrostatic Discharge Caution | 18 |
| 6.4 Thermal Information | 5 | 8.5 Glossary | 18 |
| 6.5 Electrical Characteristics | 6 | 9 Mechanical, Packaging, and Orderable Information | ı 18 |

4 Revision History

| IN | OTE. Fage numbers for previous revisions may unier from page numbers in the current version. |
|----|--|
| С | hanges from Revision A (April 2007) to Revision B (May 2023) |
| • | Updated the numbering format for tables, figures, and cross-references throughout the document |
| | Added input voltage noise, high bandwidth, and temperature range bullets to <i>Features</i> |
| | Changed Features bullet to show correct package name |
| • | Changed Applications bullets to show updated links |
| • | Changed Package Information table column name from BODY SIZE (NOM) to PACKAGE SIZE and added note regarding the package size |
| • | Added single supply specification to Absolute Maximum Ratings |
| • | Added note clarifying output short-circuit to ground in <i>Absolute Maximum Ratings</i> refers to short-circuit to VS / 2 |
| • | Added single supply specification to Recommended Operating Conditions |
| • | Changed input common-mode voltage range specification from V – 2 to (V–) + 2 in <i>Recommended Operating Conditions</i> |
| • | Deleted INA128-HT and INA129-HT operating temperature specifications from Recommended Operating Conditions |
| • | Added specified temperature range to Recommended Operating Conditions |
| • | Added test conditions below <i>Electrical Characterstics</i> title |
| • | Changed test condition for offset voltage drift specification in <i>Electrical Characteristics</i> from "TA = TMIN to TMAX" to "TA = -40°C to +85°C" for clarity |
| • | Changed "±0.5±0/G" to "±0.5±20/G" in MAX column of Offset voltage RTI vs temperature row of <i>Electrical Characteristics</i> |
| • | Changed typical long-term stability specification from ±0.1±3/GµV/mo to ±0.2±3/GµV/mo in <i>Electrical Characteristics</i> |
| • | Deleted typical specification and changed common-mode voltage specification from (V–) + 2 V minimum and (V+) – 2 V maximum across one row in Electrical Characteristics |
| | Deleted typical VCM specifications in <i>Electrical Characteristics</i> |
| • | Added test condition of "RS = 0 Ω " to safe input voltage specification in <i>Electrical Characteristics</i> for clarity |
| • | Changed parameter name to Input bias current and added test condition "TA = –40°C to +85°C" to input bias current drift specification in <i>Electrical Characteristics</i> for clarity |
| | Changed parameter name to Input offset current drift and added test condition "TA = -40°C to +85°C" to input |
| - | offset current drift specification in <i>Electrical Characteristics</i> for clarity |
| • | Changed maximum gain error specification for INA128PA/UA and INA129PA/UA with G = 1 from ±0.01% to |
| | ±0.1% In Electrical Characteristics |

| • | Changed parameter name to Gain drift and added test condition "TA = -40°C to +85°C" for gain drift in |
|---|---|
| | Electrical Characteristics for clarity6 |

- Changed typical settling time specification for G = 1, G = 10, from 7 µs to 9 µs in *Electrical Characteristics*

- Changed Figure 6-3, Positive Power Supply Rejection vs Frequency
 Changed Figure 6-4, Negative Power Supply Rejection vs Frequency
 Changed Figure 6-7, Crosstalk vs Frequency
 8
- Changed Figure 6-8, Input-Referred Voltage Noise vs Frequency
 Changed Figure 6-9, Settling Time vs Gain
 Changed Figure 6-11, Input Overvoltage V/I Characteristics
 Changed Figure 6-12. Offset Voltage Warm-Up
- Changed Figure 6-22 to Figure 6-24, Large-Signal Step Response



5 Pin Configuration and Functions




Figure 5-1. DW Package, 16-Pin SOIC (Top View)



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|-------------------------------------|---|------------|-----|------|
| M | Cupply voltage | Dual supply, $V_S = (V+) - (V-)$ | | ±18 | V |
| Vs | Supply voltage | Supply voltage Single supply, V _S = (V+) – 0 V | | 36 | V |
| | Analog input voltage | | | ±40 | V |
| | Output short-circuit ⁽²⁾ | | Continuous | | |
| T _A | Operating temperature | | -40 | 125 | °C |
| | Junction temperature | | | 150 | °C |
| | Lead temperature (solo | | 300 | °C | |
| T _{stg} | Storage temperature | | -55 | 125 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | | V |
| V _(ESD) | Liectiostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±50 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | i | <u> </u> | | | | |
|----------------|--------------------------|---------------|-------|----------|-----|------|
| | | | MIN | TYP | MAX | UNIT |
| V | Supply voltage | Single-supply | 4.5 | 30 | 36 | \/ |
| VS | | Dual-supply | ±2.25 | ±15 | ±18 | V |
| | Input common-mode voltag | (V-) + 2 | | (V+) – 2 | V | |
| T _A | Specified temperature | | -40 | | 85 | °C |

6.4 Thermal Information

| | | INA | | |
|------------------------|--|----------|----------|------|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | P (PDIP) | UNIT |
| | | 8 PINS | 8 PINS | |
| R _{0JA} | Junction-to-ambient thermal resistance | 110 | 46.1 | °C/W |
| R ₀ JC(top) | Junction-to-case (top) thermal resistance | 57 | 34.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 54 | 23.4 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 11 | 11.3 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 53 | 23.2 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Short-circuit to V_S / 2.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 1 (unless otherwise noted)

| | PARAMETER | TES | T CONDITI | ONS | MIN | TYP | MAX | UNIT |
|--------------------------|------------------------------------|--|-------------------------|----------------------------------|----------|--------------|----------------|--------------------|
| INPUT | | | | | | | | |
| Vos Offset voltage (RTI) | | INA2128U | | | | ±10 ±100 / G | ±50 ±500 / G | ., |
| V _{OS} | Offset voltage (RTI) | INA2128UA | | | | ±25 ±100 / G | ±125 ±1000 / G | μV |
| | O" 1 11 1:0 (DTI) | T 4000 t 10500 | INA2128U | | | ±0.2 ±2 / G | ±0.5 ±20 / G |).//°C |
| | Offset voltage drift (RTI) | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | INA2128U | A | | ±0.2 ±5 / G | ±1 ±20 / G | μV/°C |
| DCDD | Power-supply rejection | V = 10.05.V t= 140.V | INA2128U | | | ±0.2 ±20 / G | ±1 ±100 / G | //// |
| PSRR | ratio (RTI) | $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$ | INA2128U | A | | ±0.2 ±20 / G | ±2 ±200 / G | μV/V |
| | Long-term stability | | | | | ±0.2 ±3 / G | | μV/mo |
| | Innut immedance | Differential | | | | 10 2 | | CO "F |
| | Input impedance | Common-mode | | | | 100 9 | | GΩ pF |
| V _{CM} | Common-mode voltage ⁽¹⁾ | V _O = 0 V | | | (V-) + 2 | | (V+) – 2 | V |
| | Safe input voltage | R _S = 0 Ω | | | | | ±40 | V |
| | | | C = 1 | INA2128U | 80 | 86 | | |
| | | $\Delta R_S = 1 \text{ k}\Omega, V_{CM} = \pm 13 \text{ V}$ | G = 1 | INA2128UA | 73 | 86 | | - dB |
| | Common-mode rejection ratio | | G = 10 | INA2128U | 100 | 106 | | |
| CMRR | | | | INA2128UA | 93 | 106 | | |
| CIVIRR | | $\Delta R_S = 1 \text{ K}\Omega$, $V_{CM} = \pm 13 \text{ V}$ | G = 100 | INA2128U | 120 | 125 | | |
| | | | G = 100 | INA2128UA | 110 | 125 | | |
| | | | G = 1000 | INA2128U | 120 | 130 | | |
| | | | G = 1000 | INA2128UA | 110 | 130 | | |
| INPUT E | BIAS CURRENT | | | | | | | |
| I_ | Input bias current | INA2128U | | | | ±2 | ±5 | nA |
| l _Β | input bias current | INA2128UA | | | | ±2 | ±10 | ПА |
| | Input bias current drift | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | | ±30 | | pA/°C |
| Ios | Input offset current | INA2128U | | | | ±1 | ±5 | nA |
| 108 | input onset current | INA2128UA | | | | ±1 | ±10 | ПА |
| | Input offset current drift | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | | ±30 | | pA/°C |
| NOISE | | | | | | | | |
| | | | f = 10 Hz | | | 10 | | |
| e _N | Voltage noise (RTI) | G = 1000, R _S = 0 Ω | f = 100 Hz | | | 8 | | nV/√ Hz |
| ON. | voltago notos (rem) | 0 1000,113 0 12 | f = 1 kHz | | | 8 | | |
| | | | f _B = 0.1 Hz | f _B = 0.1 Hz to 10 Hz | | 0.2 | | μV_{PP} |
| | | f = 10 Hz | | | | 0.9 | | pA/√ Hz |
| | Current noise | f = 1 kHz | | | | 0.3 | | Prv VI IZ |
| | | f _B = 0.1 Hz to 10 Hz | | | | 30 | | pA_{PP} |

Submit Document Feedback

6.5 Electrical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 1 (unless otherwise noted)

| | PARAMETER | Т | EST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-----------------|---------------------------|---|--|------------|-----------------------------|--------|----------|--|
| GAIN | | | | | | | | |
| | Gain equation | | | 1 | + (50 kΩ / R _G) | | V/V | |
| G | Gain | | | 1 | | 10000 | V/V | |
| | | 0 - 4 | INA2128U | | ±0.01 | ±0.024 | | |
| | | G = 1 | INA2128UA | | ±0.01 | ±0.1 | | |
| | | 0 - 40 | INA2128U | | ±0.02 | ±0.4 | | |
| 05 | 0-1 | G = 10 | INA2128UA | | ±0.02 | ±0.5 | 0, | |
| GE | Gain error | 0 - 400 | INA2128U | | ±0.05 | ±0.5 | % | |
| | | G = 100 | INA2128UA | | ±0.05 | ±0.7 | | |
| | | 0 - 4000 | INA2128U | | ±0.5 | ±1 | | |
| | | G = 1000 | INA2128UA | | ±0.5 | ±2 | | |
| | 0 : 1:5(2) | T 4000 4 10500 | | | ±1 | ±10 | 10.0 | |
| | Gain drift ⁽²⁾ | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | 50-kΩ or 49.4-kΩ resistance ⁽³⁾ | | ±25 | ±100 | ppm/°C | |
| | | 0 1 1/ 110 0 1/ | INA2128U | | ±0.0001 | ±0.001 | | |
| | | $G = 1, V_O = \pm 13.6 V$ | INA2128UA | | ±0.0001 | ±0.002 | 1 | |
| | | 0 10 | INA2128U | | ±0.0003 | ±0.002 | | |
| | Gain nonlinearity | G = 10 | INA2128UA | | ±0.0003 | ±0.004 | % of FSR | |
| | | 0 400 | INA2128U | | ±0.0005 | ±0.002 | | |
| | | G = 100 | INA2128UA | | ±0.0005 | ±0.004 | | |
| | | G = 1000 ⁽⁴⁾ | | | | | | |
| OUTP | UT | | | <u> </u> | | | | |
| | Positive output voltage | | | (V+) - 1.4 | | | V | |
| | Negative output voltage | | | (V-) + 1.4 | | | V | |
| CL | Load capacitance | Stable operation | | | 1000 | | pF | |
| I _{SC} | Short-circuit current | Continuous to V _S / 2 | | | +6/–15 | | mA | |
| FREQ | UENCY RESPONSE | • | | <u> </u> | | | | |
| | | G = 1 | | | 1.3 | | MHz | |
| D)A/ | D 1 : W 0 ID | G = 10 | | | 600 | | | |
| BW | Bandwidth, –3 dB | G = 100 | | | 200 | | kHz | |
| | | G = 1000 | | | 20 | | | |
| SR | Slew rate | G = 10, V _O = ±10 V | | | 1.2 | | V/µs | |
| | | | G = 1 | | 9 | | | |
| | | T 0 040/ | G = 10 | | 9 | | | |
| t _S | Settling time | To 0.01% | G = 100 | | 12 | | μs | |
| | | | G = 1000 | | 80 | | | |
| | Overload recovery | 50% input overload | · | | 4 | | μs | |
| POWE | R SUPPLY | 1 | | <u> </u> | | | | |
| IQ | Total quiescent current | V _{IN} = 0 V | | | ±1.4 | ±1.5 | mA | |


Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

Specified by wafer test. (2)

 ⁽³⁾ Temperature coefficient of the 50-kΩ or 49.4-kΩ term in the gain equation.
 (4) Nonlinearity measurements in G = 1000 are dominated by noise. Typical nonlinearity is ±0.001%.



6.6 Typical Characteristics







Figure 6-1. Gain vs Frequency

Figure 6-2. Common-Mode Rejection vs Frequency







Figure 6-3. Positive Power Supply Rejection vs Frequency

Figure 6-4. Negative Power Supply Rejection vs Frequency








Figure 6-6. Input Common-Mode Range vs Output Voltage











Figure 6-13. Input Bias Current vs Temperature

Figure 6-14. Positive Output Voltage Swing vs Output Current







Figure 6-15. Negative Output Voltage Swing vs Output Current

Figure 6-16. Output Voltage Swing vs Power Supply Voltage








Figure 6-17. Short-Circuit Output Current vs Temperature

Figure 6-18. Maximum Output Voltage vs Frequency







7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

Figure 7-1 shows the basic connections required for operation of the INA2128. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminals (Ref_A and Ref_B) which are normally grounded. These must be low-impedance connections to assure good common-mode rejection. A resistance of 8 Ω in series with a Ref pin will cause a typical device to degrade to approximately 80 dB CMR (G = 1).

The INA2128 has separate output sense feedback connections, Sense_A and Sense _B. These must be connected to their respective output terminals for proper operation. The output sense connection can be used to sense the output voltage directly at the load for best accuracy.

7.2 Typical Application




Figure 7-1. Basic Connections

7.2.1 Setting The Gain

Gain of the INA2128 is set by connecting a single external resistor, RG, connected as shown:

$$G = 1 + \frac{50k\Omega}{R_G}$$
 (1)

Commonly-used gains and resistor values are shown in Figure 7-1.

The 50 k Ω term in Equation 1 comes from the sum of the two internal feedback resistors, A₁ and A₂. These on-chip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA2128.

The stability and temperature drift of the external gain setting resistor, RG, also affects gain. RG's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error in gains of approximately 100 or greater.

7.2.2 Dynamic Performance

The typical performance curve Figure 6-1 shows that despite its low quiescent current, the INA2128 achieves wide bandwidth, even at high gain. This is due to its current feedback topology. Settling time also remains excellent at high gain—see Figure 6-9.

7.2.3 Noise Performance

The INA2128 provides very low noise in most applications. Low frequency noise is approximately 0.2 μV_{pp} measured from 0.1 Hz to 10 Hz (G \geq 100). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

7.2.4 Offset Trimming

The INA2128 is laser-trimmed for low offset voltage and offset voltage drift. Most applications require no external offset adjustment. Figure 7-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed with the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.




Figure 7-2. Optional Trimming of Output Offset Voltage

7.2.5 Input Bias Current Return Path

The input impedance of the INA2128 is extremely high—approximately $10^{10}~\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ± 2 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 7-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA2128 and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 7-3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.

7.2.6 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA2128 is from approximately 1.4 V less than the positive supply voltage to 1.7 V greater than the negative supply. As a differential input voltage causes the output voltage increase, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Therefore, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see performance curves Figure 6-6 and Figure 6-5.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA2128 is near 0 V even though both inputs are overloaded.




Figure 7-3. Providing an Input Common-Mode Current Path

7.2.7 Low-Voltage Operation

The INA2128 can be operated on power supplies as low as ± 2.25 V. Performance remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range—see Section 6.6. Operation at very low supply voltage requires careful attention to make sure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Typical performance curves, Figure 6-5 and Figure 6-6, show the range of linear operation for ± 15 -V, ± 5 -V, and ± 2.5 -V supplies.

7.2.8 Input Protection

The inputs of the INA2128 are individually protected for voltages up to ±40 V. For example, a condition of –40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 mA to 5 mA. The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.




Figure 7-4. Two-Axis Bridge Amplifier

7.2.9 Channel Crosstalk

The two channels of the INA2128 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and depends on circuit gain, source impedance, and signal characteristics.

As source impedance increases, careful circuit layout helps achieve lowest channel crosstalk. Most crossstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Run the differential inputs of each channel parallel to each other or directly adjacent on top and bottom side of a circuit board. Stray coupling then tends to produce a common-mode signal which is rejected by the IA input.




Figure 7-5. Sum of Differences Amplifier




Figure 7-6. ECG Amplifier With Right-Leg Drive



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 21-Dec-2023

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|--------------------------------|---------|
| INA2128U | ACTIVE | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | INA2128U | Samples |
| INA2128U/1K | ACTIVE | SOIC | DW | 16 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | | INA2128U | Samples |
| INA2128UA | ACTIVE | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | | (INA2128U, INA2128 UA) A | Samples |
| INA2128UA/1K | ACTIVE | SOIC | DW | 16 | 1000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | | (INA2128U, INA2128 UA) A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 21-Dec-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2023

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

| | · · · · · · · · · · · · · · · · · · · |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| INA2128U/1K | SOIC | DW | 16 | 1000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| INA2128U/1K | SOIC | DW | 16 | 1000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| INA2128UA/1K | SOIC | DW | 16 | 1000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| INA2128UA/1K | SOIC | DW | 16 | 1000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

www.ti.com 2-Nov-2023




*All dimensions are nominal

| | 7 III GIITTOTTOTOTTO GITO TTOTTIITTGI | | | | | | | |
|---|---------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| | INA2128U/1K | SOIC | DW | 16 | 1000 | 350.0 | 350.0 | 43.0 |
| | INA2128U/1K | SOIC | DW | 16 | 1000 | 356.0 | 356.0 | 35.0 |
| ı | INA2128UA/1K | SOIC | DW | 16 | 1000 | 350.0 | 350.0 | 43.0 |
| | INA2128UA/1K | SOIC | DW | 16 | 1000 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| INA2128U | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| INA2128U | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| INA2128UA | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| INA2128UA | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated