Preliminary Specification

PRODUCT NAME: MT-2864ASYNG01

VER: A

CUSTOMER
APPROVED BY
DATE:

- 1 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2013.01.18	

- 2 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	13
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	15
10. EXTERNAL DIMENSION	16
11. PACKING SPECIFICATION	17
12. APPENDIXES	18

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by MELT LLC. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

MELT LLC warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). MELT LLC is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, MELT LLC is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : Yellow
- Panel resolution : 128*64
- Driver IC : SPD0301
- Excellent Quick response time : 10 µs
- Extremely thin thickness for best mechanism design : 2.027 mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- Strong environmental resistance.
- 8-bit 6800/8080-series parallel interface, Serial Peripheral Interface, I²C
 Interface.
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UN	IT	
1	Dot Matrix	128 x 64		dot	
2	Dot Size	0.4 (W) x 0.4 (H)	n	nm	2
3	Dot Pitch	0.43 (W) x 0.43 (H)	n	nm	2
4	Aperture Rate	86		%	
5	Active Area	55.01 (W) x 27.49 (H)	m	m	2
6	Panel Size	60.5 (W) x 37 (H)	m	m	2
7	Panel Thickness	1.82 ± 0.1		mr	n
8	Module Size	60.5 (W) x 47 (H) x 2.027 (T)	mn	n	3
9	Diagonal A/A size	2.4		inch	
10	Module Weight	TBD		gram	

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25℃	IC maximum rating
Supply Voltage (Vcc)	8	17	V	Ta = 25℃	IC maximum rating
Operating Temp.	-40	70	ິ		
Storage Temp	-40	85	C		
Humidity	-	85	%		
Life Time	40,000	-	Hrs	90 cd/m ² , 50% checkerboard	Note (1)
Life Time	50,000	-	Hrs	70 cd/m ² , 50% checkerboard	Note (2)
Life Time	70,000	-	Hrs	50 cd/m², 50% checkerboard	Note (3)

Note:

(A) Under Vcc = 14V

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 90 cd/m^2 :

- Contrast setting : 0xaf
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Setting of 70 cd/m²:

- Contrast setting : 0x6f
- Frame rate : 105Hz
- Duty setting : 1/64

(3) Setting of 50 cd/m^2 :

- Contrast setting: 0x3f
- Frame rate : 105Hz
- Duty setting : 1/64

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{cc}	Operating Voltage	-	13.5	14	14.5	V
V _{DD}	Logic Supply Voltage	-	1.65	-	3.3	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 3.3MHz	0.9* V _{DD}	-	-	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 3.3MHz	-	-	0.1*V _{DD}	V
V _{IH}	High Logic Input Level	-	$0.8*V_{DD}$	-	-	V
V _{IL}	Low Logic Input Level	-	-	-	0.2*V _{DD}	V
I _{DD} , sleep	Sleep mode Current	$V_{DD} = 1.65V \sim 3.3V,$ $V_{CC} = 7V \sim 16V$ Display OFF, No panel attached	-	-	10	uA
I _{CC} , sleep	Sleep mode Current	$V_{DD} = 1.65V \sim 3.3V,$ $V_{CC} = 7V \sim 16V$ Display OFF, No panel attached	-	-	10	uA
I _{CC}	V_{CC} Supply Current $V_{DD} = 2.8V, V_{CC} = 12,$ IREF =10uA, No Panel attached, Display ON, All ON	. Contrast = FFh	-	450	580	uA
I _{DD}	V_{DD} Supply Current $V_{DD} = 2.8V, V_{CC} = 12,$ IREF = 10uA, No Panel attached, Display ON, All ON,		-	90	110	uA
	Segment Output	Contrast=FFh	280	310	340	
	Current,	Contrast=AFh	-	215	-	
I _{SEG}	$V_{DD} = 2.8V,$	Contrast=7Fh	-	155	-	uA
	V _{CC} =12V, IREF=10uA,	Contrast=3Fh	-	78	-	
	Display ON.	Contrast=0Fh	_	20	-	<u> </u>

- 7 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current	-	28.5	30.5	mA	All pixels on
consumption		2013	00.0		
Standby mode current	_	3	5	mA	Standby mode
consumption	_	5	5		10% pixels on
Normal mode power	_	399	427	mW	All pixels on
consumption	_	222	427	11100	
Standby mode power	_	42	70	mW	Standby mode
consumption	_	42	70	11100	10% pixels on
Pixel Luminance	50	70		cd/m ²	Display Average
Standby Luminance		35		cd/m ²	
CIEx (Yellow)	0.43	0.47	0.51		CIE1931
CIEy (Yellow)	0.45	0.49	0.53		CIE1931
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

PANEL ELECTRICAL SPECIFICATIONS

(1) Normal mode condition :


- Driving Voltage : 14V
- Contrast setting : 0x6f
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Standby mode condition :


- Driving Voltage : 14V
- Contrast setting : 0x0a
- Frame rate : 105Hz
- Duty setting: 1/64

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

7.3 PIN ASSIGNMENTS

PIN NAME	ΡΙΝ ΝΟ	DESCRIPTION
VSS	1	Ground pin.
VCC	2	Power supply for panel driving voltage.
VDD	3	Power supply pin for core logic operation.
BS0	4	
BS1	5	MCU bus interface selection pins.
BS2	6	
CS#	7	This pin is the chip select input connecting to the MCU.
RES#	8	This pin is reset signal input.
D/C#	9	This pin is Data/Command control pin connecting to the MCU.
W/R#	10	This pin is read / write control input pin connecting to the MCU interface.
R/D	11	This pin is MCU interface input.
D0	12	These pins are bi-directional data bus connecting to the
D1	13	MCU data bus. Unused pins are recommended to tie LOW.
D2	14	When serial interface mode is selected, D0 will be the serial
D3	15	clock input: SCLK; D1 will be the serial data input: SDIN and
D4	16	D2 should be kept NC.
D5	17	When I2C mode is selected, D2, D1 should be tied together
D6	18	and serve as SDAout, SDAin in application and D0 is the
D7	19	serial clock input, SCL.
IREF	20	This pin is the segment output current reference pin.
VCOMH	21	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.
VCC	22	Power supply for panel driving voltage.
VSS	23	Ground pin.

- 10 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48-COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

GDDRAM pages structure of SPD0301

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.



Enlargement of GDDRAM (No row re-mapping and column-remapping)

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).


- 11 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

7.5 INTERFACE TIMING CHART

Symbol	Parameter	Min	Тур	Max	Unit
t _{evele}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
tACC	Access Time	-	-	140	ns
tpwlr	Read Low Time	120	-	-	ns
tpwLW	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t _{pwHW}	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	40	ns
tF	Fall Time	-	-	40	ns
t _{cs}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

8080-Series MCU Parallel Interface Timing Characteristics

8080-series parallel interface characteristics



Read Cycle CS# D/C# RD# D[7:0] t_{ACC} t_{CSH} t_{CYCle} t_{CYCle} t_{CYCCle

- 12 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.


8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SPD0301


Power ON sequence :

- 1. Power ON V DD
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us (t 1) $^{(3)}$ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t 2). Then Power ON V cc $\overset{(1)}{\cdot}$
- 4. After V cc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t AF).



Power OFF sequence

- 1. Send command AEh for display OFF.
- 2. Power OFF V cc ^{(1), (2)}
- 3. Power OFF V_{DD} after t_{OFF}.⁽⁴⁾ (where Minimum t_{OFF} =80ms,Typical t_{OFF} =100ms)




Note:

- $^{(1)}$ V $_{CC}\,$ should be disabled when it is OFF.
- $^{(2)}$ Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- $^{\rm (3)}$ The register values are reset after t $_{\rm 1}.$
- $^{(4)}$ V _{DD} should not be Power OFF before V_{CC} Power OFF.

- 13 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

8.2 APPLICATION CIRCUIT



Component:

- C1, C3: 4.7uF/35V(Tantalum type) or VISHAY (572D475X0025A2T)
- C2: 1uF/16V(0603)
- R1: 1M ohm (0603) 1%

This circuit is for 8080 8bits interface

8.3 COMMAND TABLE

Refer to IC Spec.: SPD0301

- 14 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

9. RELIABILITY TEST CONDITIONS

No.	ltems	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40℃ ~85℃ (-40℃ /30min; transit /3min; 85℃ /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within $\pm~$ 50% of initial value.

10. EXTERNAL DIMENSION



- 16 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

11. PACKING SPECIFICATION

TBD

- 17 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

	Luminance of all pixels on measurement
Contrast Ratio =	
	Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



^{- 18 -} REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle

- 19 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC. APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510



- 20 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

C. ESD ON AIR DISCHARGE MODE



^{- 21 -} REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.

APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 22 - REV.: X01 2013/01/18 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of MELT LLC.