# MC68HC908JK1 MC68HRC908JK1 MC68HC908JK3 JC68HRC908JK3 <br> MC68HC908JL3 <br> MC68HRC908JL3 <br> Technical Data 

M68HC08<br>Microcontrollers

Rev. 1.1
MC68HC908JL3/H
August 1, 2005

## List of Sections

Section 1. General Description ..... 21
Section 2. Memory ..... 27
Section 3. Random-Access Memory (RAM) ..... 37
Section 4. FLASH Memory (FLASH) ..... 39
Section 5. Configuration Register (CONFIG) ..... 47
Section 6. Central Processor Unit (CPU) ..... 51
Section 7. System Integration Module (SIM) ..... 71
Section 8. Oscillator (OSC) ..... 95
Section 9. Monitor ROM (MON) ..... 101
Section 10. Timer Interface Module (TIM) ..... 115
Section 11. Analog-to-Digital Converter (ADC) ..... 137
Section 12. I/O Ports ..... 147
Section 13. External Interrupt (IRQ) ..... 159
Section 14. Keyboard Interrupt Module (KBI). ..... 165
Section 15. Computer Operating Properly (COP) ..... 173
Section 16. Low Voltage Inhibit (LVI) ..... 179
Section 17. Break Module (BREAK) ..... 183
Section 18. Electrical Specifications ..... 191
Section 19. Mechanical Specifications ..... 203
Section 20. Ordering Information ..... 207

## Technical Data — MC68H(R)C908JL3

## Table of Contents

## Section 1. General Description

1.1 Contents ..... 21
1.2 Introduction ..... 21
1.3 Features ..... 22
1.4 MCU Block Diagram ..... 23
1.5 Pin Assignments ..... 25
1.6 Pin Functions ..... 26
Section 2. Memory
2.1 Contents ..... 27
2.2 Introduction ..... 27
2.3 I/O Section ..... 29
2.4 Monitor ROM ..... 29
Section 3. Random-Access Memory (RAM)
3.1 Contents ..... 37
3.2 Introduction ..... 37
3.3 Functional Description ..... 37
Section 4. FLASH Memory (FLASH)
4.1 Contents ..... 39
4.2 Introduction ..... 39
4.3 Functional Description ..... 40
4.4 FLASH Control Register ..... 40
4.5 FLASH Block Erase Operation ..... 41
4.6 FLASH Mass Erase Operation ..... 42
4.7 FLASH Program Operation. ..... 43
4.8 FLASH Protection ..... 44
4.9 FLASH Block Protect Register ..... 46
Section 5. Configuration Register (CONFIG)
5.1 Contents ..... 47
5.2 Introduction ..... 47
5.3 Functional Description ..... 48
Section 6. Central Processor Unit (CPU)
6.1 Contents ..... 51
6.2 Introduction ..... 51
6.3 Features ..... 52
6.4 CPU Registers ..... 52
6.4.1 Accumulator ..... 53
6.4.2 Index Register ..... 54
6.4.3 Stack Pointer ..... 54
6.4.4 Program Counter ..... 55
6.4.5 Condition Code Register ..... 55
6.5 Arithmetic/Logic Unit (ALU) ..... 58
6.6 Low-Power Modes ..... 58
6.6.1 Wait Mode ..... 58
6.6.2 Stop Mode ..... 59
6.7 CPU During Break Interrupts ..... 59
6.8 Instruction Set Summary ..... 59
6.9 Opcode Map ..... 59

## Section 7. System Integration Module (SIM)

7.1 Contents ..... 71
7.2 Introduction ..... 72
7.3 SIM Bus Clock Control and Generation ..... 75
7.3.1 Bus Timing ..... 75
7.3.2 Clock Start-Up from POR ..... 75
7.3.3 Clocks in Stop Mode and Wait Mode ..... 75
7.4 Reset and System Initialization ..... 76
7.4.1 External Pin Reset ..... 76
7.4.2 Active Resets from Internal Sources ..... 77
7.4.2.1 Power-On Reset ..... 78
7.4.2.2 Computer Operating Properly (COP) Reset. ..... 79
7.4.2.3 Illegal Opcode Reset ..... 79
7.4.2.4 Illegal Address Reset ..... 79
7.4.2.5 LVI Reset ..... 80
7.5 SIM Counter ..... 80
7.5.1 SIM Counter During Power-On Reset ..... 80
7.5.2 SIM Counter During Stop Mode Recovery ..... 80
7.5.3 SIM Counter and Reset States ..... 81
7.6 Exception Control ..... 81
7.6.1 Interrupts ..... 81
7.6.1.1 Hardware Interrupts ..... 83
7.6.1.2 SWI Instruction ..... 85
7.6.2 Interrupt Status Registers ..... 85
7.6.2.1 Interrupt Status Register 1 ..... 86
7.6.2.2 Interrupt Status Register 2 ..... 86
7.6.2.3 Interrupt Status Register 3 ..... 87
7.6.3 Reset ..... 87
7.6.4 Break Interrupts ..... 87
7.6.5 Status Flag Protection in Break Mode ..... 87
7.7 Low-Power Modes ..... 88
7.7.1 Wait Mode ..... 88
7.7.2 Stop Mode ..... 90
7.8 SIM Registers ..... 91
7.8.1 Break Status Register (BSR) ..... 91
7.8.2 Reset Status Register (RSR) ..... 92
7.8.3 Break Flag Control Register (BFCR) ..... 94
Section 8. Oscillator (OSC)
8.1 Contents ..... 95
8.2 Introduction ..... 95
8.3 X-tal Oscillator (MC68HC908xxx) ..... 96
8.4 RC Oscillator (MC68HRC908xxx) ..... 97
8.5 I/O Signals ..... 98
8.5.1 Crystal Amplifier Input Pin (OSC1) ..... 98
8.5.2 Crystal Amplifier Output Pin (OSC2/PTA6/RCCLK) ..... 98
8.5.3 Oscillator Enable Signal (SIMOSCEN) ..... 98
8.5.4 X-tal Oscillator Clock (XTALCLK) ..... 98
8.5.5 RC Oscillator Clock (RCCLK). ..... 99
8.5.6 Oscillator Out 2 (2OSCOUT) ..... 99
8.5.7 Oscillator Out (OSCOUT) ..... 99
8.6 Low Power Modes ..... 99
8.6.1 Wait Mode ..... 99
8.6.2 Stop Mode ..... 99
8.7 Oscillator During Break Mode ..... 100
Section 9. Monitor ROM (MON)
9.1 Contents ..... 101
9.2 Introduction ..... 101
9.3 Features ..... 102
9.4 Functional Description ..... 102
9.4.1 Entering Monitor Mode ..... 104
9.4.2 Baud Rate ..... 107
9.4.3 Data Format ..... 108
9.4.4 Echoing ..... 108
9.4.5 Break Signal ..... 109
9.4.6 Commands ..... 109
9.5 Security ..... 113
Section 10. Timer Interface Module (TIM)
10.1 Contents ..... 115
10.2 Introduction ..... 116
10.3 Features ..... 116
10.4 Pin Name Conventions ..... 116
10.5 Functional Description ..... 117
10.5.1 TIM Counter Prescaler ..... 119
10.5.2 Input Capture ..... 119
10.5.3 Output Compare ..... 119
10.5.3.1 Unbuffered Output Compare ..... 120
10.5.3.2 Buffered Output Compare ..... 120
10.5.4 Pulse Width Modulation (PWM) ..... 121
10.5.4.1 Unbuffered PWM Signal Generation ..... 122
10.5.4.2 Buffered PWM Signal Generation ..... 123
10.5.4.3 PWM Initialization ..... 124
10.6 Interrupts ..... 125
10.7 Wait Mode ..... 125
10.8 TIM During Break Interrupts ..... 126
10.9 I/O Signals ..... 126
10.10 I/O Registers ..... 127
10.10.1 TIM Status and Control Register (TSC) ..... 127
10.10.2 TIM Counter Registers (TCNTH:TCNTL) ..... 129
10.10.3 TIM Counter Modulo Registers (TMODH:TMODL) ..... 130
10.10.4 TIM Channel Status and Control Registers (TSC0:TSC1) ..... 131
10.10.5 TIM Channel Registers (TCH0H/L:TCH1H/L) ..... 135
Section 11. Analog-to-Digital Converter (ADC)
11.1 Contents ..... 137
11.2 Introduction ..... 137
11.3 Features ..... 138
11.4 Functional Description ..... 138
11.4.1 ADC Port I/O Pins ..... 139
11.4.2 Voltage Conversion ..... 140
11.4.3 Conversion Time ..... 140
11.4.4 Continuous Conversion ..... 140
11.4.5 Accuracy and Precision ..... 141
11.5 Interrupts ..... 141
11.6 Low-Power Modes ..... 141
11.6.1 Wait Mode ..... 141
11.6.2 Stop Mode ..... 141
11.7 I/O Signals ..... 141
11.7.1 ADC Voltage In (ADCVIN) ..... 142
11.8 I/O Registers ..... 142
11.8.1 ADC Status and Control Register. ..... 142
11.8.2 ADC Data Register ..... 144
11.8.3 ADC Input Clock Register ..... 145
Section 12. I/O Ports
12.1 Contents ..... 147
12.2 Introduction ..... 147
12.3 Port A ..... 148
12.4 Port A Data Register (PTA) ..... 149
12.4.1 Data Direction Register A (DDRA) ..... 150
12.4.2 Port A Input Pull-up Enable Register (PTAPUE) ..... 151
12.5 Port B ..... 153
12.5.1 Port B Data Register (PTB) ..... 153
12.5.2 Data Direction Register B (DDRB) ..... 153
12.6 Port D ..... 155
12.6.1 Port D Data Register (PTD) ..... 155
12.6.2 Data Direction Register D (DDRD) ..... 156
12.6.3 Port D Control Register (PDCR) ..... 157
Section 13. External Interrupt (IRQ)
13.1 Contents ..... 159
13.2 Introduction ..... 159
13.3 Features ..... 159
13.4 Functional Description ..... 160
13.4.1 $\overline{\mathrm{RQ}} 1 \mathrm{Pin}$ ..... 161
13.5 IRQ Module During Break Interrupts ..... 163
13.6 IRQ Status and Control Register (ISCR) ..... 163
Section 14. Keyboard Interrupt Module (KBI)
14.1 Contents ..... 165
14.2 Introduction ..... 165
14.3 Features ..... 165
14.4 Functional Description ..... 166
14.4.1 Keyboard Initialization ..... 168
14.4.2 Keyboard Status and Control Register ..... 169
14.4.3 Keyboard Interrupt Enable Register ..... 170
14.5 Wait Mode ..... 171
14.6 Stop Mode ..... 171
14.7 Keyboard Module During Break Interrupts ..... 171
Section 15. Computer Operating Properly (COP)
15.1 Contents ..... 173
15.2 Introduction ..... 173
15.3 Functional Description ..... 174
15.4 I/O Signals ..... 175
15.4.1 2OSCOUT ..... 175
15.4.2 COPCTL Write ..... 175
15.4.3 Power-On Reset. ..... 175
15.4.4 Internal Reset ..... 175
15.4.5 Reset Vector Fetch. ..... 176
15.4.6 COPD (COP Disable) ..... 176
15.4.7 COPRS (COP Rate Select) ..... 176
15.5 COP Control Register ..... 177
15.6 Interrupts ..... 177
15.7 Monitor Mode ..... 177
15.8 Low-Power Modes ..... 177
15.8.1 Wait Mode ..... 177
15.8.2 Stop Mode ..... 178
15.9 COP Module During Break Mode ..... 178
Section 16. Low Voltage Inhibit (LVI)
16.1 Contents ..... 179
16.2 Introduction ..... 179
16.3 Features ..... 179
16.4 Functional Description ..... 180
16.5 LVI Control Register (CONFIG2/CONFIG1) ..... 180
16.6 Low-Power Modes ..... 181
16.6.1 Wait Mode ..... 181
16.6.2 Stop Mode ..... 181
Section 17. Break Module (BREAK)
17.1 Contents ..... 183
17.2 Introduction ..... 183
17.3 Features ..... 184
17.4 Functional Description ..... 184
17.4.1 Flag Protection During Break Interrupts ..... 186
17.4.2 CPU During Break Interrupts ..... 186
17.4.3 TIM During Break Interrupts ..... 186
17.4.4 COP During Break Interrupts ..... 186
17.5 Break Module Registers ..... 186
17.5.1 Break Status and Control Register (BRKSCR) ..... 187
17.5.2 Break Address Registers ..... 188
17.5.3 Break Status Register ..... 188
17.5.4 Break Flag Control Register (BFCR) ..... 190
17.6 Low-Power Modes ..... 190
17.6.1 Wait Mode ..... 190
17.6.2 Stop Mode ..... 190
Section 18. Electrical Specifications
18.1 Contents ..... 191
18.2 Introduction ..... 191
18.3 Absolute Maximum Ratings ..... 192
18.4 Functional Operating Range ..... 193
18.5 Thermal Characteristics ..... 193
18.6 5V DC Electrical Characteristics ..... 194
18.7 5V Control Timing ..... 195
18.8 5V Oscillator Characteristics ..... 196
18.9 3V DC Electrical Characteristics ..... 197
18.10 3V Control Timing ..... 198
18.11 3V Oscillator Characteristics ..... 199
18.12 Typical Supply Currents ..... 200
18.13 ADC Characteristics ..... 201
18.14 Memory Characteristics ..... 202

Section 19. Mechanical Specifications
19.1 Contents ..... 203
19.2 Introduction ..... 203
19.3 20-Pin PDIP ..... 204
19.4 20-Pin SOIC ..... 204
19.5 28-Pin PDIP ..... 205
19.6 28-Pin SOIC ..... 205
Section 20. Ordering Information
20.1 Contents ..... 207
20.2 Introduction ..... 207
20.3 MC Order Numbers ..... 208

## Technical Data — MC68H(R)C908JL3

## List of Figures

TitlePage
1-1 MCU Block Diagram ..... 24
1-2 MCU Pin Assignments ..... 25
2-1 Memory Map ..... 28
2-2 Control, Status, and Data Registers ..... 30
4-1 FLASH Control Register (FLCR) ..... 40
4-2 FLASH Programming Flowchart ..... 45
4-3 FLASH Block Protect Register (FLBPR) ..... 46
5-1 Configuration Register 2 (CONFIG2) ..... 48
5-2 Configuration Register 1 (CONFIG1) ..... 49
6-1 CPU Registers ..... 53
6-2 Accumulator (A) ..... 53
6-3 Index Register (H:X) ..... 54
6-4 Stack Pointer (SP) ..... 55
6-5 Program Counter (PC) ..... 55
6-6 Condition Code Register (CCR) ..... 56
7-1 SIM Block Diagram ..... 73
7-2 SIM I/O Register Summary ..... 74
7-3 SIM Clock Signals ..... 75
7-4 External Reset Timing ..... 77
7-5 Internal Reset Timing ..... 77
7-6 Sources of Internal Reset ..... 77
7-7 POR Recovery ..... 78
7-8 Interrupt Processing ..... 82
7-9 Interrupt Entry ..... 83
7-10 Interrupt Recovery ..... 83

Figure
Title
Page
7-11 Interrupt Recognition Example . . . . . . . . . . . . . . . . . . . . . . . . . 84
7-12 Interrupt Status Register 1 (INT1). . . . . . . . . . . . . . . . . . . . . . . . 86
7-13 Interrupt Status Register 2 (INT2). . . . . . . . . . . . . . . . . . . . . . . . 86
7-14 Interrupt Status Register 3 (INT3). . . . . . . . . . . . . . . . . . . . . . . 87
7-15 Wait Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
7-16 Wait Recovery from Interrupt or Break. . . . . . . . . . . . . . . . . . . 89
7-17 Wait Recovery from Internal Reset. . . . . . . . . . . . . . . . . . . . . . 89
7-18 Stop Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
7-19 Stop Mode Recovery from Interrupt or Break. . . . . . . . . . . . . . 91
7-20 Break Status Register (BSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
7-21 Reset Status Register (RSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
7-22 Break Flag Control Register (BFCR) . . . . . . . . . . . . . . . . . . . . 94
8-1 X-tal Oscillator External Connections . . . . . . . . . . . . . . . . . . . . . 96
8-2 RC Oscillator External Connections . . . . . . . . . . . . . . . . . . . . . . 97
9-1 Monitor Mode Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
9-2 Low-Voltage Monitor Mode Entry Flowchart. . . . . . . . . . . . . . . 106
9-3 Monitor Data Format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
9-4 Sample Monitor Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
9-5 Read Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
9-6 Break Transaction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
9-7 Monitor Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
10-1 TIM Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
10-2 TIM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
10-3 PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . 122
10-4 TIM Status and Control Register (TSC) . . . . . . . . . . . . . . . . . 127
10-5 TIM Counter Registers (TCNTH:TCNTL) . . . . . . . . . . . . . . . . 130
10-6 TIM Counter Modulo Registers (TMODH:TMODL). . . . . . . . . 131
10-7 TIM Channel Status and Control Registers (TSCO:TSC1) . . . 132
10-8 CHxMAX Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
10-9 TIM Channel Registers (TCHOH/L:TCH1H/L). . . . . . . . . . . . . 136
11-1 ADC I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
11-2 ADC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
11-3 ADC Status and Control Register (ADSCR) . . . . . . . . . . . . . . 142
Figure Title Page
11-4 ADC Data Register (ADR) ..... 145
11-5 ADC Input Clock Register (ADICLK) ..... 145
12-1 I/O Port Register Summary ..... 148
12-2 Port A Data Register (PTA) ..... 149
12-3 Data Direction Register A (DDRA) ..... 150
12-4 Port A I/O Circuit ..... 151
12-5 Port A Input Pull-up Enable Register (PTAPUE) ..... 152
12-6 Port B Data Register (PTB) ..... 153
12-7 Data Direction Register B (DDRB) ..... 153
12-8 Port B I/O Circuit. ..... 154
12-9 Port D Data Register (PTD) ..... 155
12-10 Data Direction Register D (DDRD) ..... 156
12-11 Port D I/O Circuit. ..... 156
12-12 Port D Control Register (PDCR) ..... 157
13-1 IRQ Module Block Diagram ..... 161
13-2 IRQ I/O Register Summary ..... 161
13-3 IRQ Status and Control Register (INTSCR) ..... 163
13-4 Configuration Register 2 (CONFIG2) ..... 164
14-1 KBI I/O Register Summary ..... 166
14-2 Keyboard Interrupt Block Diagram ..... 166
14-3 Keyboard Status and Control Register (KBSCR) ..... 169
14-4 Keyboard Interrupt Enable Register (KBIER) ..... 170
15-1 COP Block Diagram ..... 174
15-2 Configuration Register 1 (CONFIG1) ..... 176
15-3 COP Control Register (COPCTL) ..... 177
16-1 LVI Module Block Diagram ..... 180
16-2 Configuration Register 2 (CONFIG2) ..... 180
16-3 Configuration Register 1 (CONFIG1) ..... 181
17-1 Break Module Block Diagram ..... 185
17-2 Break I/O Register Summary ..... 185
17-3 Break Status and Control Register (BRKSCR) ..... 187

## List of Figures

Figure Title Page
17-4 Break Address Register High (BRKH) ..... 188
17-5 Break Address Register Low (BRKL) ..... 188
17-6 Break Status Register (BSR) ..... 188
17-7 Break Flag Control Register (BFCR) ..... 190
18-1 RC vs. Frequency ( 5 V @ $25^{\circ} \mathrm{C}$ ) ..... 196
18-2 RC vs. Frequency ( 3 V @ $25^{\circ} \mathrm{C}$ ) ..... 199
18-3 Typical Operating IDD, with All Modules Turned On $\left(25^{\circ} \mathrm{C}\right)$ ..... 200
18-4 Typical Wait Mode IDD, with ADC Turned On $\left(25^{\circ} \mathrm{C}\right)$ ..... 200
18-5 Typical Stop Mode IDD, with all Modules Disabled $\left(25^{\circ} \mathrm{C}\right)$ ..... 200
19-1 20-Pin PDIP (Case \#738) ..... 204
19-2 20-Pin SOIC (Case \#751D) ..... 204
19-3 28-Pin PDIP (Case \#710) ..... 205
19-4 28-Pin SOIC (Case \#751F) ..... 205

## Technical Data — MC68H(R)C908JL3

## List of Tables

Table Title Page
1-1 Summary of Device Variations ..... 21
1-2 Pin Functions ..... 26
2-1 Vector Addresses ..... 35
6-1 Instruction Set Summary ..... 60
6-2 Opcode Map ..... 69
7-1 Signal Name Conventions ..... 73
7-2 PIN Bit Set Timing ..... 76
7-3 Interrupt Sources ..... 85
7-4 SIM Registers ..... 91
9-1 Monitor Mode Entry Requirements and Options ..... 104
9-2 Monitor Mode Vector Differences ..... 107
9-3 Monitor Baud Rate Selection ..... 107
9-4 READ (Read Memory) Command ..... 110
9-5 WRITE (Write Memory) Command ..... 110
9-6 IREAD (Indexed Read) Command ..... 111
9-7 IWRITE (Indexed Write) Command ..... 111
9-8 READSP (Read Stack Pointer) Command ..... 112
9-9 RUN (Run User Program) Command ..... 112
10-1 Pin Name Conventions ..... 116
10-2 Prescaler Selection ..... 129
10-3 Mode, Edge, and Level Selection ..... 134
11-1 MUX Channel Select ..... 144
11-2 ADC Clock Divide Ratio ..... 146
Table Title Page
12-1 Port A Pin Functions ..... 152
12-2 Port B Pin Functions ..... 154
12-3 Port D Pin Functions ..... 157
18-1 Absolute Maximum Ratings ..... 192
18-2 Operating Range ..... 193
18-3 Thermal Characteristics ..... 193
18-4 DC Electrical Characteristics (5V) ..... 194
18-5 Control Timing (5V) ..... 195
18-6 Oscillator Component Specifications (5V) ..... 196
18-7 DC Electrical Characteristics (3V) ..... 197
18-8 Control Timing (3V) ..... 198
18-9 Oscillator Component Specifications (3V) ..... 199
18-10 ADC Characteristics ..... 201
18-11 Memory Characteristics ..... 202
20-1 MC Order Numbers ..... 208

## Technical Data - MC68H(R)C908JL3

## Section 1. General Description

### 1.1 Contents

### 1.2 Introduction

The MC68H(R)C908JL3 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

Table 1-1. Summary of Device Variations

| Device | FLASH Memory Size | Pin Count |
| :---: | :---: | :---: |
| MC68H(R)C908JL3 | 4096 bytes | 28 pins |
| MC68H(R)C908JK3 | 4096 bytes | 20 pins |
| $M C 68 H(R) C 908 J K 1$ | 1536 bytes | 20 pins |

All references to the MC68H(R)C908JL3 in this data book apply equally to the $\mathrm{MC} 68 \mathrm{H}(\mathrm{R}) \mathrm{C} 908 \mathrm{JK3}$ and $\mathrm{MC68H}(\mathrm{R}) \mathrm{C} 908 \mathrm{JK1}$, unless otherwise stated.

### 1.3 Features

Features of the MC68H(R)C908JL3 include the following:

- High-performance M68HC08 architecture
- Fully upward-compatible object code with M6805, M146805, and M68HC05 Families
- Low-power design; fully static with stop and wait modes
- 5 V and 3 V operating voltages
- 8 MHz internal bus operation
- RC-oscillator circuit or crystal-oscillator options
- In-system FLASH programming
- FLASH security ${ }^{1}$
- User FLASH memory
- 4096 bytes for MC68H(R)C908JL3/JK3
- 1536 bytes for MC68H(R)C908JK1
- 128 bytes of on-chip random-access memory (RAM)
- 2-channel, 16 -bit timer interface module (TIM)
- 12-channel, 8-bit analog-to-digital converter (ADC)
- 23 general purpose I/O ports for MC68H(R)C908JL3:
- 7 keyboard interrupt with internal pull-up
- 10 LED drivers
- $2 \times 25 \mathrm{~mA}$ open-drain I/O with pull-up
- 2 ICAP/OCAP/PWM
- 15 general purpose I/O ports for MC68H(R)C908JK3/JK1:
- 1 keyboard interrupt with internal pull-up (with RC oscillator option selected)
- 4 LED drivers
- $2 \times 25 \mathrm{~mA}$ open-drain I/O with pull-up
- 2 ICAP/OCAP/PWM

[^0]- System protection features:
- Optional computer operating properly (COP) reset
- Optional low-voltage detection with reset and selectable trip points for 3 V and 5 V operation.
- Illegal opcode detection with reset
- Illegal address detection with reset
- Master reset pin with internal pull-up and power-on reset
- $\overline{\mathrm{RQ} 1}$ with programmable pull-up and schmitt-trigger input
- 28-pin PDIP and 28-pin SOIC packages for MC68H(R)C908JL3
- 20-pin PDIP and 20-pin SOIC packages for MC68H(R)C908JK3/JK1

Features of the CPU08 include the following:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit index register and stack pointer
- Memory-to-memory data transfers
- Fast $8 \times 8$ multiply instruction
- Fast $16 / 8$ divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- Efficient C language support


### 1.4 MCU Block Diagram

Figure 1-1 shows the structure of the MC68H(R)C908JL3.


### 1.5 Pin Assignments

The MC68H(R)C908JL3 is available in 28 -pin packages and the $\mathrm{MC} 68 \mathrm{H}(\mathrm{R}) \mathrm{C} 908 \mathrm{JK3} / \mathrm{JK} 1$ in 20-pin packages. Figure 1-2 shows the pin assignment for the two packages.


28-PIN ASSIGNMENT
MC68H(R)C908JL3


20-PIN ASSIGNMENT MC68H(R)C908JK3/JK1

Pins not bonded out on 20-pin package:
PTA0, PTA1, PTA2, PTA3, PTA4, PTA5, PTD0, PTD1.

Figure 1-2. MCU Pin Assignments

## General Description

### 1.6 Pin Functions

Description of the pin functions are provided in Table 1-2.

Table 1-2. Pin Functions

| PIN NAME | PIN DESCRIPTION | IN/OUT | VOLTAGE LEVEL |
| :---: | :---: | :---: | :---: |
| VDD | Power supply. | In | 5 V or 3V |
| VSS | Power supply ground | Out | OV |
| $\overline{\text { RST }}$ | RESET input, active low. <br> With Internal pull-up and schmitt trigger input. | Input | VDD |
| $\overline{\text { IRQ1 }}$ | External IRQ pin. <br> With software programmable internal pull-up and schmitt trigger input. <br> This pin is also used for mode entry selection. | Input | VDD to $\mathrm{VDD}+\mathrm{V}_{\mathrm{HI}}$ |
| OSC1 | X-tal or RC oscillator input. | In | Analog |
| OSC2 | For X-tal oscillator option: <br> X-tal oscillator output, this is the inverting OSC1 signal. | Out | Analog |
|  | For RC oscillator option: <br> Default is RCCLK output. <br> Shared with PTA6/KBI6, with programmable pull-up. | In/Out | VDD |
| PTA[0:6] | 7-bit general purpose I/O port. | In/Out | VDD |
|  | Shared with 7 keyboard interrupts KBI[0:6]. | In | VDD |
|  | Each pin has programmable internal pull-up device. | In | VDD |
| PTB[0:7] | 8-bit general purpose I/O port. | In/Out | VDD |
|  | Shared with 8 ADC inputs, ADC[0:7]. | In | Analog |
| PTD[0:7] | 8-bit general purpose I/O port. | In/Out | VDD |
|  | PTD[3:0] shared with 4 ADC inputs, ADC[8:11]. | Input | Analog |
|  | PTD[4:5] shared with TIM channels, TCH0 and TCH1. | In/Out | VDD |
|  | PTD[6:7] can be configured as 25 mA open-drain output with pull-up. | In/Out | VDD |

NOTE: On the 20-pin package, the following pins are not available:
PTAO, PTA1, PTA2, PTA3, PTA4, PTA5, PTD0, and PTD1.

## Technical Data - MC68H(R)C908JL3

## Section 2. Memory

### 2.1 Contents

### 2.2 Introduction

The CPU08 can address 64 Kbytes of memory space. The memory map, shown in Figure 2-1, includes:

- 4096 bytes of user FLASH for MC68H(R)C908JL3/JK3 1536 bytes of user FLASH for MC68H(R)C908JK1
- 128 bytes of RAM
- 48 bytes of user-defined vectors
- 960 bytes of Monitor ROM


## Memory

| $\begin{gathered} \$ 0000 \\ \downarrow \\ \$ 003 \mathrm{~F} \end{gathered}$ | I/O REGISTERS 64 BYTES |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \$ 0040 \\ \downarrow \\ \$ 007 \mathrm{~F} \end{gathered}$ | RESERVED 64 BYTES |  |  |
| $\begin{gathered} \$ 0080 \\ \downarrow \\ \$ 00 \mathrm{FF} \end{gathered}$ | RAM 128 BYTES |  |  |
| $\begin{gathered} \$ 0100 \\ \downarrow \\ \text { \$EBFF } \end{gathered}$ | UNIMPLEMENTED 60160 BYTES | UNIMPLEMENTED 62720 BYTES | $\begin{gathered} \$ 0100 \\ \downarrow \\ \text { SF5FF } \end{gathered}$ |
| $\begin{gathered} \text { \$ECOO } \\ \downarrow \\ \text { \$FBFF } \end{gathered}$ | FLASH MEMORY MC68H(R)C908JL3/JK3 4096 BYTES | FLASH MEMORY MC68H(R)C908JK1 1536 BYTES | $\begin{gathered} \$ F 600 \\ \downarrow \\ \text { \$FBFF } \end{gathered}$ |
| $\begin{gathered} \text { \$FC00 } \\ \downarrow \\ \text { \$FDFF } \end{gathered}$ | MONITOR ROM 512 BYTES |  |  |
| \$FE00 | BREAK STATUS REGISTER (BSR) |  |  |
| \$FE01 | RESET STATUS REGISTER (RSR) |  |  |
| \$FE02 | RESERVED (UBAR) |  |  |
| \$FE03 | BREAK FLAG CONTROL REGISTER (BFCR) |  |  |
| \$FE04 | INTERRUPT STATUS REGISTER 1 (INT1) |  |  |
| \$FE05 | INTERRUPT STATUS REGISTER 2 (INT2) |  |  |
| \$FE06 | INTERRUPT STATUS REGISTER 3 (INT3) |  |  |
| \$FE07 | RESERVED |  |  |
| \$FE08 | FLASH CONTROL REGISTER (FLCR) |  |  |
| \$FE09 | FLASH BLOCK PROTECT REGISTER (FLBPR) |  |  |
| \$FE0A | RESERVED |  |  |
| \$FE0B | RESERVED |  |  |
| \$FE0C | BREAK ADDRESS HIGH REGISTER (BRKH) |  |  |
| \$FE0D | BREAK ADDRESS LOW REGISTER (BRKL) |  |  |
| \$FEOE | BREAK STATUS AND CONTROL REGISTER (BRKSCR) |  |  |
| \$FEOF | RESERVED |  |  |
| $\begin{gathered} \text { \$FE10 } \\ \downarrow \\ \text { \$FFCF } \end{gathered}$ | MONITOR ROM 448 BYTES |  |  |
| $\begin{gathered} \text { \$FFD0 } \\ \downarrow \\ \text { \$FFFF } \end{gathered}$ | USER VECTORS 48 BYTES |  |  |

Figure 2-1. Memory Map

### 2.3 I/O Section

Addresses \$0000-\$003F, shown in Figure 2-2, contain most of the control, status, and data registers. Additional I/O registers have the following addresses:

- \$FE00 (Break Status Register, BSR)
- \$FE01 (Reset Status Register, RSR)
- \$FE02 (Reserved, SUBAR)
- \$FE03 (Break Flag Control Register, BFCR)
- \$FE04 (Interrupt Status Register 1, INT1)
- \$FE05 (Interrupt Status Register 2, INT2)
- \$FE06 (Interrupt Status Register 3, INT3)
- \$FE07 (Reserved)
- \$FE08 (FLASH Control Register, FLCR)
- \$FE09 (FLASH Block Protect Register, FLBPR)
- \$FEOA (Reserved)
- \$FEOB (Reserved)
- \$FEOC (Break Address Register High, BRKH)
- \$FEOD (Break Address Register Low, BRKL)
- \$FEOE (Break Status and Control Register, BRKSCR)
- \$FEOF (Reserved)
- \$FFFF (COP Control Register, COPCTL)


### 2.4 Monitor ROM

The 960 bytes at addresses $\$$ FC00-\$FDFF and \$FE10-\$FFCF are reserved ROM addresses that contain the instructions for the monitor functions. (See Section 9. Monitor ROM (MON).)

## Memory

Addr. Register Name
$\$ 0000$



| \$0005 | Data Direction Register B (DDRB) | Read: <br> Write: | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | Read: |  |  |  |  |  |  |  |  |
| \$0006 | Unimplemented | Write: |  |  |  |  |  |  |  |  |


| \$0007 | Data Direction Register D | Read: <br> Write: | DDRD7 | DDRD6 | DDRD5 | DDRD4 | DDRD3 | DDRD2 | DDRD1 | DDRD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\$ 0008$ | Unimplemented | Read: <br> Write: |  |  |  |  |  |  |  |  |



Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 5)
Addr. Register Name

\$001A
\$001B
$\$ 001 \mathrm{C}$

| Keyboard Status and Control Register (KBSCR) | Read: | 0 | 0 | 0 | 0 | KEYF | 0 | IMASKK | MODEK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write: <br> Reset: |  |  |  |  |  | ACKK |  |  |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Keyboard Interrupt Enable Register (KBIER) | Read: | 0 | KBIE6 | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIEO |
|  | Write: |  |  |  |  |  |  |  |  |
|  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Read: |  |  |  |  |  |  |  |  |
| Unimplemented | Write: |  |  |  |  |  |  |  |  |


| \$001D | IRQ Status and Control Register (INTSCR) | Read: | 0 | 0 | 0 | 0 | IRQF1 | 0 | IMASK1 | MODE1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Write: |  |  |  |  |  | ACK1 |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$001E | Configuration Register 2 (CONFIG2) ${ }^{\dagger}$ | Read: <br> Write: <br> Reset: | IRQPUD | R | R | LVIT1 | LVITO | R | R | R |
|  |  |  | 0 |  |  |  |  |  |  |  |

\$001F

| Configuration Register 1 (CONFIG1) ${ }^{\dagger}$ | Read: <br> Write: | COPRS | R | R | LVID | R | SSREC | STOP | COPD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reset: | 0 | 0 | 0 | 0 | 0 |  |  | 0 |

$\dagger$ One-time writable register after each reset. * LVIT1 and LVIT0 reset to logic 0 by a power-on reset (POR) only.


Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 5)


Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 5)
Addr.
\$002B
$\downarrow$
$\$ 003 B$
ister Name


| \$003C | ADC Status and Control Register | Read: <br> Write: | COCO | AIEN | ADCO | CH4 | CH3 | CH2 | CH1 | CHO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (ADSCR) | Reset: | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| \$003D |  | Read: | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO |
|  | ADC Data Register (ADR) | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | Indeterminate after reset |  |  |  |  |  |  |  |
| \$003E |  | Read: | ADIV2 | ADIV1 | ADIVO | 0 | 0 | 0 | 0 | 0 |
|  | ADC Input Clock Register (ADICLK) | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$003F | Unimplemented | Read: <br> Write: |  |  |  |  |  |  |  |  |

\$FE00

| Break Status Register <br> (BSR) | Read: |  |  |  |  |  |  | SBSW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write: | R | R | R | R | R | R | See note | R |

Note: Writing a logic 0 clears SBSW.
\$FE01

| Reset Status Register (RSR) | Read: | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write: |  |  |  |  |  |  |  |  |
|  | POR: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Reserved | Read: <br> Write: | R | R | R | R | R | R | R | R |

\$FE02
\$FE03
\$FE04

| Break Flag Control Read: Register Write: | BCFE | R | R | R | R | R | R | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  |  |  |  |  |  |  |
|  | 0 | IF5 | IF4 | IF3 | 0 | IF1 | 0 | 0 |
|  | R | R | R | R | R | R | R | R |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | = Unimplemented |  |  |  | R | = Reserved |  |  |

Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 5)
MC68H(R)C908JL3 - Rev. 1.1
Technical Data

## Memory

Addr. Register Name \$FE05 Interrupt Status Register 2
(INT2)
\$FE06 ${ }^{\text {Interrupt Status Register } 3}$

|  | Bit 7 | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | IF 14 | $\mathbf{0}$ | $\mathbf{0}$ | 0 | 0 | 0 | 0 | 0 |
| Write: | R | R | R | R | R | R | R | R |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

> (INT3)

| Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: | R | R | R | R | R | R | R | R |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Read: |
| ---: |
| Reserved Write: |

\$FE07
\$FE08 FLASH Control Register

Read: | 0 | 0 | 0 | 0 | HVEN | MASS | ERASE | PGM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: |  |  |  |  |  |  |  |

Reset:
$\$$ FEE09 $\quad \begin{array}{r}\text { FLASH Block Protect } \\ \text { Register (FLBPR) }\end{array}$

| Read: | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write: |  |  |  |  |  |  |


| $\substack{\text { \$FEOA } \\ \downarrow \\ \text { \$FEOB }}$ | Reserved Write: | R | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ |
| :---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| \$FEOC | Break Address High Register (BRKH) | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$FEOD | Break Address low Register (BRKL) | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$FE0E | Break Status and Control <br> Read: <br> Register Write: (BRKSCR) <br> Reset: | BRKE | BRKA | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 5)

Table 2-1. Vector Addresses

| Vector Priority | Vector | Address | Vector |
| :---: | :---: | :---: | :---: |
| Lowest | IF15 | \$FFDE | ADC Conversion Complete Vector (High) |
| $4$ |  | \$FFDF | ADC Conversion Complete Vector (Low) |
|  | IF14 | \$FFE0 | Keyboard Vector (High) |
|  |  | \$FFE1 | Keyboard Vector (Low) |
|  | $\begin{gathered} \text { IF13 } \\ \text { to } \\ \text { IF6 } \end{gathered}$ | - | Not Used |
|  | IF5 | \$FFF2 | TIM Overflow Vector (High) |
|  |  | \$FFF3 | TIM Overflow Vector (Low) |
|  | IF4 | \$FFF4 | TIM Channel 1 Vector (High) |
|  |  | \$FFF5 | TIM Channel 1 Vector (Low) |
|  | IF3 | \$FFF6 | TIM Channel 0 Vector (High) |
|  |  | \$FFF7 | TIM Channel 0 Vector (Low) |
|  | IF2 | - | Not Used |
|  | IF1 | \$FFFA | $\overline{\mathrm{IRQ}}$ Vector (High) |
|  |  | \$FFFB | $\overline{\text { IRQ Vector (Low) }}$ |
|  | - | \$FFFC | SWI Vector (High) |
|  |  | \$FFFD | SWI Vector (Low) |
|  | - | \$FFFE | Reset Vector (High) |
| Highest |  | \$FFFF | Reset Vector (Low) |

## Memory

## Section 3. Random-Access Memory (RAM)

### 3.1 Contents

3.2 Introduction ..... 37
3.3 Functional Description ..... 37

### 3.2 Introduction

This section describes the 128 bytes of RAM.

### 3.3 Functional Description

Addresses $\$ 0080$ through $\$ 00 \mathrm{FF}$ are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64-Kbyte memory space.

NOTE: For correct operation, the stack pointer must point only to RAM locations.

Within page zero are 128 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at $\$ 00 \mathrm{FF}$, direct addressing mode instructions can access efficiently all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables.

Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers.

NOTE: For M6805 compatibility, the H register is not stacked.

## Random-Access Memory (RAM)

During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements during pushes and increments during pulls.

NOTE: Be careful when using nested subroutines. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

## Technical Data - MC68H(R)C908JL3

## Section 4. FLASH Memory (FLASH)

### 4.1 Contents

4.2 Introduction ..... 39
4.3 Functional Description ..... 40
4.4 FLASH Control Register ..... 40
4.5 FLASH Block Erase Operation ..... 41
4.6 FLASH Mass Erase Operation ..... 42
4.7 FLASH Program Operation ..... 43
4.8 FLASH Protection ..... 44
4.9 FLASH Block Protect Register ..... 46

### 4.2 Introduction

This section describes the operation of the embedded FLASH memory. The FLASH memory can be read, programmed, and erased from a single external supply. The program and erase operations are enabled through the use of an internal charge pump.

MC68H(R)C908JL3/JK3: 4096 bytes user FLASH from \$EC00 - \$FBFF.
MC68H(R)C908JK1: 1536 bytes user FLASH from \$F600 - \$FBFF.

## FLASH Memory (FLASH)

### 4.3 Functional Description

The FLASH memory consists of an array of 4096 or 1536 bytes with an additional 48 bytes for user vectors. The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the Flash Control Register (FLCR). Details for these operations appear later in this section. The address ranges for the user memory and vectors are:

- \$EC00 - \$FBFF; user memory, 4096 bytes: MC68H(R)C908JL3/JK3
- \$F600 - \$FBFF; user memory, 1536 bytes: MC68H(R)C908JK1
- \$FFD0 - \$FFFF; user interrupt vectors, 48 bytes.

NOTE: An erased bit reads as logic 1 and a programmed bit reads as logic 0 . A security feature prevents viewing of the FLASH contents. ${ }^{1}$

### 4.4 FLASH Control Register

The FLASH Control Register controls FLASH program and erase operations.

Address: \$FE08

| Read: | it 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | HVEN | MASS | ERASE | PGM |
| Write: |  |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 4-1. FLASH Control Register (FLCR)

## HVEN — High Voltage Enable Bit

This read/write bit enables high voltage from the charge pump to the memory for either program or erase operation. It can only be set if either PGM=1 or ERASE=1 and the proper sequence for program or erase is followed.

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.

1 = High voltage enabled to array and charge pump on
$0=$ High voltage disabled to array and charge pump off
MASS - Mass Erase Control Bit
This read/write bit configures the memory for mass erase operation or block erase operation when the ERASE bit is set.

1 = Mass Erase operation selected
0 = Block Erase operation selected
ERASE - Erase Control Bit
This read/write bit configures the memory for erase operation. This bit and the PGM bit should not be set to 1 at the same time.

1 = Erase operation selected
0 = Erase operation not selected
PGM — Program Control Bit
This read/write bit configures the memory for program operation. This bit and the ERASE bit should not be set to 1 at the same time.

1 = Program operation selected
0 = Program operation not selected

### 4.5 FLASH Block Erase Operation

Use the following procedure to erase a block of FLASH memory. A block consists of 64 consecutive bytes starting from addresses \$XX00, $\$ X X 40, \$ X X 80$ or $\$ \times \mathbf{X C}$. The 48-byte User Interrupt Vectors area also forms a block. Any block within the 4 K bytes User Memory area (\$EC00-\$FBFF) can be erased alone. The 48-byte User Interrupt Vector blocks can not be erased alone due to security concern. Mass erase is required to erase this block.

1. Set the ERASE bit and clear the MASS bit in the FLASH Control Register.
2. Write any data to any FLASH location within the address range of the block to be erased.
3. Wait for a time, $\mathrm{t}_{\text {nvs }}(10 \mu \mathrm{~s})$.
4. Set the HVEN bit.

## FLASH Memory (FLASH)

5. Wait for a time terase ( 1 ms ).
6. Clear the ERASE bit.
7. Wait for a time, $\mathrm{t}_{\mathrm{nvh}}(5 \mu \mathrm{~s})$.
8. Clear the HVEN bit.
9. After time, $\mathrm{t}_{\mathrm{rcv}}(1 \mu \mathrm{~s})$, the memory can be accessed in read mode again.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

### 4.6 FLASH Mass Erase Operation

Use the following procedure to erase the entire FLASH memory:

1. Set both the ERASE bit and the MASS bit in the FLASH Control Register.
2. Write any data to any FLASH location within the FLASH memory address range.
3. Wait for a time, $\mathrm{t}_{\text {nvs }}(10 \mu \mathrm{~s})$.
4. Set the HVEN bit.
5. Wait for a time terase (4ms).
6. Clear the ERASE bit.
7. Wait for a time, $\mathrm{t}_{\mathrm{nvh} 1}(100 \mu \mathrm{~s})$.
8. Clear the HVEN bit.
9. After time, $\mathrm{t}_{\text {rcv }}(1 \mu \mathrm{~s})$, the memory can be accessed in read mode again.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

### 4.7 FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0 or \$XXE0. Use this step-by-step procedure to program a row of FLASH memory: (Figure 4-2 shows a flowchart of the programming algorithm.)

NOTE: In order to avoid program disturbs, the row must be erased before any byte on that row is programmed.

1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
2. Write any data to any FLASH location within the address range of the row to be programmed.
3. Wait for a time, $\mathrm{t}_{\mathrm{nvs}}(10 \mu \mathrm{~s})$.
4. Set the HVEN bit.
5. Wait for a time, $\mathrm{t}_{\mathrm{pgs}}(5 \mu \mathrm{~s})$.
6. Write data to the byte being programmed.
7. Wait for time, $\mathrm{t}_{\mathrm{PROG}}(30 \mu \mathrm{~s})$.
8. Repeat step 6 and 7 until all the bytes within the row are programmed.
9. Clear the PGM bit.
10. Wait for time, $\mathrm{t}_{\mathrm{nvh}}(5 \mu \mathrm{~s})$.
11. Clear the HVEN bit.
12. After time, $\mathrm{t}_{\mathrm{rcv}}(1 \mu \mathrm{~s})$, the memory can be accessed in read mode again.

This program sequence is repeated throughout the memory until all data is programmed.

## FLASH Memory (FLASH)

NOTE: The time between each FLASH address change (step 6 to step 6), or the time between the last FLASH addressed programmed to clearing the PGM bit (step 6 to step 10), must not exceed the maximum programming time, $t_{P R O G}$ max.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order shown, other unrelated operations may occur between the steps.

### 4.8 FLASH Protection

Due to the ability of the on-board charge pump to erase and program the FLASH memory in the target application, provision is made to protect blocks of memory from unintentional erase or program operations due to system malfunction. This protection is done by use of a FLASH Block Protect Register (FLBPR). The FLBPR determines the range of the FLASH memory which is to be protected. The range of the protected area starts from a location defined by FLBPR and ends to the bottom of the FLASH memory (\$FFFF). When the memory is protected, the HVEN bit cannot be set in either ERASE or PROGRAM operations.

## Algorithm for programming a row (32 bytes) of FLASH memory



NOTE:
The time between each FLASH address change (step 6 to step 6), or the time between the last FLASH address programmed to clearing PGM bit (step 6 to step 9) must not exceed the maximum programming time, $\mathrm{t}_{\text {PROG }}$ max.

This row program algorithm assumes the row/s to be programmed are initially erased.


Figure 4-2. FLASH Programming Flowchart

## FLASH Memory (FLASH)

### 4.9 FLASH Block Protect Register

The FLASH Block Protect Register is implemented as an 8-bit I/O register. The value in this register determines the starting address of the protected range within the FLASH memory.

Address: \$FE09

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 | 0 |
| Write: |  |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 4-3. FLASH Block Protect Register (FLBPR)

BPR[7:1], bit-0 — FLASH Protection Register Bits [7:1]
These eight bits in FLBPR (bit-0 is always 0 ) represent bits [12:5] of a 16-bit memory address. Bits [15:13] are logic 1s and bits [4:0] are logic 0s.
The resultant 16-bit address is used for specifying the start address of the FLASH memory for block protection. The FLASH is protected from this start address to the end of FLASH memory, at \$FFFF. With this mechanism, the protect start address can be XX00, XX40, XX80, or XXC0 within the FLASH memory.

Examples of protect start address:

| BPR[7:0] | Start of Address of Protect Range |
| :---: | :---: |
| \$00-\$60 | The entire FLASH memory is protected. |
| \$62 (0110 0010) | \$EC40 (11101100 0100 0000) |
| \$64 (0110 0100) | \$EC80 (11101100 1000 0000) |
| \$68(0110 1000) | \$ED00 (1110 11010000 0000) |
| and so on... |  |
| \$DE (1101 1110) | \$FBC0 (1111 10111100 0000) |
| \$FE (1111 1110) | \$FFC0 (1111 11111100 0000) |
| \$FF | The entire FLASH memory is not protected. |

## FLASH Memory (FLASH)

## Technical Data — MC68H(R)C908JL3

## Section 5. Configuration Register (CONFIG)

### 5.1 Contents

### 5.2 Introduction

This section describes the configuration registers (CONFIG1 and CONFIG2). The configuration registers enables or disables the following options:

- Stop mode recovery time ( $32 \times 2$ OSCOUT cycles or $4096 \times$ 2OSCOUT cycles)
- STOP instruction
- Computer operating properly module (COP)
- COP reset period (COPRS), $\left(2^{13}-2^{4}\right) \times 2$ OSCOUT or $\left(2^{18}-2^{4}\right) \times$ 2OSCOUT
- Enable LVI circuit
- Select LVI trip voltage


### 5.3 Functional Description

The configuration register is used in the initialization of various options. The configuration register can be written once after each reset. All of the configuration register bits are cleared during reset. Since the various options affect the operation of the MCU it is recommended that this register be written immediately after reset. The configuration register is located at $\$ 001 \mathrm{E}$ and $\$ 001 \mathrm{~F}$, and may be read at anytime.

NOTE: The CONFIG registers are one-time writable by the user after each reset. Upon a reset, the CONFIG registers default to predetermined settings as shown in Figure 5-1 and Figure 5-2.

Address: \$001E


Figure 5-1. Configuration Register 2 (CONFIG2)
IRQPUD - $\overline{\mathrm{IRQ1}}$ Pin Pull-up control bit
1 = Internal Pull-up is disconnected
$0=$ Internal Pull-up is connected between $\overline{\mathrm{RQ} 1}$ pin and $\mathrm{V}_{\mathrm{DD}}$
LVIT1, LVIT0 — Low Voltage Inhibit trip voltage selection bits
Detail description of the LVI control signals is given in Section 16.

Address: \$001F

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: | COPRS | R | R | LVID | R | SSREC | STOP | COPD |
| Reset: | 0 | $\begin{gathered} 0 \\ =\text { Reserved } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  | R |  |  |  |  |  |  |  |

Figure 5-2. Configuration Register 1 (CONFIG1)
COPRS - bCOP reset period selection bit
$1=$ COP reset cycle $=\left(2^{13}-2^{4}\right) \times$ 2OSCOUT $0=$ COP reset cycle $=\left(2^{18}-2^{4}\right) \times$ 2OSCOUT

LVID —pLow Voltage Inhibit Disable Bit
1 = Low Voltage Inhibit disabled
0 = Low Voltage Inhibit enabled
SSREC - Short Stop Recovery Bit
SSREC enables the CPU to exit stop mode with a delay of $32 \times$ OSCXCLK cycles instead of a $4096 \times 2$ OSCOUT cycle delay.

1 = Stop mode recovery after $32 \times 2$ SCOUT cycles
$0=$ Stop mode recovery after $4096 \times 2$ SSCOUT cycles
NOTE: Exiting stop mode by pulling reset will result in the long stop recovery.
If using an external crystal, do not set the SSREC bit.
STOP enables the STOP instruction.
1 = STOP instruction enabled
$0=$ STOP instruction treated as illegal opcode
COPD - COP Disable Bit
COPD disables the COP module. (See Section 15. Computer Operating Properly (COP).)

1 = COP module disabled
$0=$ COP module enabled

## Configuration Register (CONFIG)

## Section 6. Central Processor Unit (CPU)

### 6.1 Contents

6.2 Introduction ..... 51
6.3 Features ..... 52
6.4 CPU Registers ..... 52
6.4.1 Accumulator ..... 53
6.4.2 Index Register ..... 54
6.4.3 Stack Pointer ..... 54
6.4.4 Program Counter ..... 55
6.4.5 Condition Code Register ..... 55
6.5 Arithmetic/Logic Unit (ALU) ..... 58
6.6 Low-Power Modes ..... 58
6.6.1 Wait Mode ..... 58
6.6.2 Stop Mode ..... 59
6.7 CPU During Break Interrupts ..... 59
6.8 Instruction Set Summary ..... 59
6.9 Opcode Map ..... 59

### 6.2 Introduction

The M68HC08 CPU (central processor unit) is an enhanced and fully object-code-compatible version of the M68HC05 CPU. The CPU08 Reference Manual (Freescale document order number CPU08RM/AD) contains a description of the CPU instruction set, addressing modes, and architecture.

## Central Processor Unit (CPU)

### 6.3 Features

- Object code fully upward-compatible with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-bit index register with x-register manipulation instructions
- $8-\mathrm{MHz} \mathrm{CPU}$ internal bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- Memory-to-memory data moves without using accumulator
- Fast 8 -bit by 8 -bit multiply and 16 -bit by 8 -bit divide instructions
- Enhanced binary-coded decimal (BCD) data handling
- Modular architecture with expandable internal bus definition for extension of addressing range beyond 64 Kbytes
- Low-power stop and wait modes


### 6.4 CPU Registers

Figure 6-1 shows the five CPU registers. CPU registers are not part of the memory map.


Figure 6-1. CPU Registers

### 6.4.1 Accumulator

The accumulator is a general-purpose 8 -bit register. The CPU uses the accumulator to hold operands and the results of arithmetic/logic operations.


Figure 6-2. Accumulator (A)

## Central Processor Unit (CPU)

### 6.4.2 Index Register

The 16-bit index register allows indexed addressing of a 64-Kbyte memory space. H is the upper byte of the index register, and X is the lower byte. $\mathrm{H}: \mathrm{X}$ is the concatenated 16 -bit index register.

In the indexed addressing modes, the CPU uses the contents of the index register to determine the conditional address of the operand.

The index register can serve also as a temporary data storage location.


Figure 6-3. Index Register (H:X)

### 6.4.3 Stack Pointer

The stack pointer is a 16 -bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to $\$ 00 F F$. The reset stack pointer (RSP) instruction sets the least significant byte to $\$$ FF and does not affect the most significant byte. The stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.

In the stack pointer 8 -bit offset and 16 -bit offset addressing modes, the stack pointer can function as an index register to access data on the stack. The CPU uses the contents of the stack pointer to determine the conditional address of the operand.


Figure 6-4. Stack Pointer (SP)
NOTE: The location of the stack is arbitrary and may be relocated anywhere in RAM. Moving the SP out of page 0 ( $\$ 0000$ to $\$ 00 F F$ ) frees direct address (page 0) space. For correct operation, the stack pointer must point only to RAM locations.

### 6.4.4 Program Counter

The program counter is a 16 -bit register that contains the address of the next instruction or operand to be fetched.

Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the program counter is loaded with the reset vector address located at \$FFFE and \$FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state.


Figure 6-5. Program Counter (PC)

### 6.4.5 Condition Code Register

The 8 -bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and

## Central Processor Unit (CPU)

5 are set permanently to logic 1 . The following paragraphs describe the functions of the condition code register.

|  | it 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: | V | 1 | 1 | H | 1 | $N$ | Z | C |
| Reset: | X | 1 | 1 | X | 1 | X | X | X |

Figure 6-6. Condition Code Register (CCR)

## V - Overflow Flag

The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.

1 = Overflow
$0=$ No overflow

## H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binarycoded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C flags to determine the appropriate correction factor.
$1=$ Carry between bits 3 and 4
$0=$ No carry between bits 3 and 4

I — Interrupt Mask
When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

1 = Interrupts disabled
$0=$ Interrupts enabled
NOTE: To maintain M6805 Family compatibility, the upper byte of the index register $(H)$ is not stacked automatically. If the interrupt service routine modifies $H$, then the user must stack and unstack $H$ using the PSHH and PULH instructions.

After the I bit is cleared, the highest-priority interrupt request is serviced first.
A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can be cleared only by the clear interrupt mask software instruction (CLI).

N - Negative flag
The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result.

1 = Negative result
$0=$ Non-negative result

## Z — Zero flag

The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of $\$ 00$.

1 = Zero result
0 = Non-zero result

## C - Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions - such as bit test and branch, shift, and rotate - also clear or set the carry/borrow flag.
$1=$ Carry out of bit 7
$0=$ No carry out of bit 7

### 6.5 Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations defined by the instruction set.

Refer to the CPU08 Reference Manual (Freescale document order number CPU08RM/AD) for a description of the instructions and addressing modes and more detail about the architecture of the CPU.

### 6.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

### 6.6.1 Wait Mode

The WAIT instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling interrupts. After exit from wait mode by interrupt, the I bit remains clear. After exit by reset, the I bit is set.
- Disables the CPU clock


### 6.6.2 Stop Mode

The STOP instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling external interrupts. After exit from stop mode by external interrupt, the I bit remains clear. After exit by reset, the I bit is set.
- Disables the CPU clock

After exiting stop mode, the CPU clock begins running after the oscillator stabilization delay.

### 6.7 CPU During Break Interrupts

If a break module is present on the MCU, the CPU starts a break interrupt by:

- Loading the instruction register with the SWI instruction
- Loading the program counter with \$FFFC:\$FFFD or with \$FEFC:\$FEFD in monitor mode

The break interrupt begins after completion of the CPU instruction in progress. If the break address register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately.

A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation if the break interrupt has been deasserted.

### 6.8 Instruction Set Summary

### 6.9 Opcode Map

See Table 6-2.

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect on } \\ & \text { CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \text { O} \\ & 0 \end{aligned}$ |  | $\xrightarrow{\text { e }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | z | C |  |  |  |  |
| ADC \#opr ADC opr ADC opr ADC opr,X ADC opr,X ADC , X ADC opr,SP ADC opr,SP | Add with Carry | $A \leftarrow(A)+(M)+(C)$ | $\hat{\imath}$ | ¢ |  | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A9 } \\ \text { B9 } \\ \text { C9 } \\ \text { D9 } \\ \text { E9 } \\ \text { F9 } \\ \text { 9EE9 } \\ \text { 9ED9 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff ee ff | 2 3 4 4 3 2 4 5 |
| ADD \#opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP | Add without Carry | $A \leftarrow(A)+(M)$ | $\hat{\imath}$ | $\downarrow$ |  | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { AB } \\ \text { BB } \\ \text { CB } \\ \text { DB } \\ \text { EB } \\ \text { FB } \\ 9 E E B \\ 9 E D B \end{gathered}$ | ii <br> dd <br> hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| AIS \#opr | Add Immediate Value (Signed) to SP | $\mathrm{SP} \leftarrow(\mathrm{SP})+(16$ « M $)$ | - |  |  | - | - | - | IMM | A7 | ii | 2 |
| AIX \#opr | Add Immediate Value (Signed) to H:X | $\mathrm{H}: \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+(16 \times \mathrm{M})$ | - | - |  | - | - | - | IMM | AF | ii | 2 |
| AND \#opr AND opr AND opr AND opr,X AND opr,X AND, X <br> AND opr,SP AND opr,SP | Logical AND | $A \leftarrow(A) \&(M)$ | 0 | - |  | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A4 } \\ \text { B4 } \\ \text { C4 } \\ \text { D4 } \\ \text { E4 } \\ \text { F4 } \\ \text { 9EE4 } \\ \text { 9ED4 } \end{gathered}$ | ii <br> dd <br> hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| ASL opr <br> ASLA <br> ASLX <br> ASL opr,X <br> ASL , X <br> ASL opr,SP | Arithmetic Shift Left (Same as LSL) |  | $\hat{\imath}$ |  |  | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\nu}$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 \mathrm{E} 68 \end{gathered}$ | dd | 4 1 1 4 3 5 |
| ASR opr <br> ASRA <br> ASRX <br> ASR opr,X <br> ASR opr,X <br> ASR opr,SP | Arithmetic Shift Right |  | $\hat{\imath}$ | - |  | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{gathered} 37 \\ 47 \\ 57 \\ 67 \\ 77 \\ 9 \mathrm{E} 67 \end{gathered}$ | dd | 4 1 1 4 3 5 |
| BCC rel | Branch if Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BCLR n, opr | Clear Bit n in M | $\mathrm{Mn} \leftarrow 0$ | - | - |  | - | - | - | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 11 \\ & 13 \\ & 15 \\ & 17 \\ & 19 \\ & 1 \mathrm{~B} \\ & 1 \mathrm{D} \\ & 1 \mathrm{~F} \end{aligned}$ | dd dd dd dd dd dd dd dd | 4 4 4 4 4 4 4 4 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect on } \\ & \text { CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { O} \\ & \hline 0 \\ & 0.0 \\ & 0 \end{aligned}$ |  | ® <br> 0 <br> 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| BCS rel | Branch if Carry Bit Set (Same as BLO) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - - | REL | 25 | rr | 3 |
| BEQ rel | Branch if Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(Z)=1$ | - | - | - | - | - | - - | REL | 27 | rr | 3 |
| BGE opr | Branch if Greater Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(N \oplus \mathrm{~V})=0$ | - | - | - | - | - | - | REL | 90 | rr | 3 |
| BGT opr | Branch if Greater Than (Signed Operands) | $\|\mathrm{PC} \leftarrow(\mathrm{PC})+\underset{0}{2+r e l} ?(\mathrm{Z})\|(\mathrm{N} \oplus \mathrm{~V})=$ | - | - | - | - | - | - | REL | 92 | rr | 3 |
| BHCC rel | Branch if Half Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(H)=0$ | - | - | - | - | - | - | REL | 28 | rr | 3 |
| BHCS rel | Branch if Half Carry Bit Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(H)=1$ | - | - | - | - | - | - - | REL | 29 | rr | 3 |
| BHI rel | Branch if Higher | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=0$ | - | - | - | - | - | - - | REL | 22 | rr | 3 |
| BHS rel | Branch if Higher or Same (Same as BCC) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BIH rel | Branch if $\overline{\mathrm{RQ}}$ Pin High | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{RQ}}=1$ | - | - | - | - | - | - | REL | 2 F | rr | 3 |
| BIL rel | Branch if $\overline{\mathrm{RQ}}$ Pin Low | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{RQ}}=0$ | - | - | - | - | - | - | REL | 2 E | rr | 3 |
| BIT \#opr <br> BIT opr <br> BIT opr <br> BIT opr,X <br> BIT opr,X <br> BIT ,X <br> BIT opr,SP <br> BIT opr,SP | Bit Test | (A) \& (M) | 0 | - | - | $\hat{\imath}$ | $\imath$ |  | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A5 } \\ \text { B5 } \\ \text { C5 } \\ \text { D5 } \\ \text { E5 } \\ \text { F5 } \\ \text { 9EE5 } \\ \text { 9ED5 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| BLE opr | Branch if Less Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+\underset{1}{2+r e l} ?(\mathrm{Z}) \mid(\mathrm{N} \oplus \mathrm{~V})=$ | - | - | - | - | - | - | REL | 93 | rr | 3 |
| BLO rel | Branch if Lower (Same as BCS) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - - | REL | 25 | rr | 3 |
| BLS rel | Branch if Lower or Same | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=1$ | - | - | - | - | - | - | REL | 23 | rr | 3 |
| BLT opr | Branch if Less Than (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N} \oplus \mathrm{~V})=1$ | - | - | - | - | - | - | REL | 91 | rr | 3 |
| BMC rel | Branch if Interrupt Mask Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=0$ | - | - | - | - | - | - | REL | 2 C | rr | 3 |
| BMI rel | Branch if Minus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=1$ | - | - | - | - | - | - - | REL | 2B | rr | 3 |
| BMS rel | Branch if Interrupt Mask Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=1$ | - | - | - | - | - | - - | REL | 2D | rr | 3 |
| BNE rel | Branch if Not Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z})=0$ | - | - | - | - | - | - | REL | 26 | rr | 3 |
| BPL rel | Branch if Plus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=0$ | - | - | - | - |  |  | REL | 2 A | rr | 3 |
| BRA rel | Branch Always | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l$ | - | - | - | - | - | - | REL | 20 | rr | 3 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | $\begin{aligned} & \text { O } \\ & \text { O} \\ & \text { O} 0 \\ & \text { O } \end{aligned}$ | 응픙응 | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| BRCLR n,opr,rel | Branch if Bit $n$ in M Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=0$ | - | - | - | - | - | $\hat{\imath}$ | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | 01 <br> 03 <br> 05 <br> 07 <br> 09 <br> 0B <br> OD <br> OF | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 5 5 5 5 5 5 5 5 |
| BRN rel | Branch Never | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ | - |  | - | - | - | - | REL | 21 | rr | 3 |
| BRSET $n$,opr,rel | Branch if Bit $n$ in M Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=1$ |  |  | - | - | - | $\downarrow$ | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 00 \\ & 02 \\ & 04 \\ & 06 \\ & 08 \\ & 0 A \\ & 0 C \\ & 0 E \end{aligned}$ | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 5 5 5 5 5 5 5 5 |
| BSET n,opr | Set Bit $n$ in M | $\mathrm{Mn} \leftarrow 1$ | - | - | - | - | - | - | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 10 \\ & 12 \\ & 14 \\ & 16 \\ & 18 \\ & 1 \mathrm{~A} \\ & 1 \mathrm{C} \\ & 1 \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \\ & \mathrm{dd} \end{aligned}$ | 4 4 4 4 4 4 4 4 |
| BSR rel | Branch to Subroutine | $\begin{aligned} \mathrm{PC} & \leftarrow(\mathrm{PC})+2 ; \text { push }(\mathrm{PCL}) \\ \mathrm{SP} & \leftarrow(\mathrm{SP})-1 ; \text { push }(\mathrm{PCH}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+r e l \end{aligned}$ | - | - | - | - | - | - | REL | AD | rr | 4 |
| CBEQ opr,rel CBEQA \#opr,rel CBEQX \#opr,rel CBEQ opr, $\mathrm{X}_{+}$,rel CBEQ X+,rel CBEQ opr,SP,rel | Compare and Branch if Equal | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{X})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+4+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \end{aligned}$ | - | - | - | - | - | - | DIR <br> IMM <br> IMM <br> IX1+ <br> IX+ <br> SP1 | $\begin{gathered} 31 \\ 41 \\ 51 \\ 61 \\ 71 \\ 9 \mathrm{E} 61 \end{gathered}$ | dd rr <br> ii rr <br> ii rr <br> ff rr <br> rr <br> ff rr | 5 4 4 5 4 6 |
| CLC | Clear Carry Bit | $\mathrm{C} \leftarrow 0$ | - | - | - | - | - | 0 | INH | 98 |  | 1 |
| CLI | Clear Interrupt Mask | $1 \leftarrow 0$ | - | - | 0 | - | - | - | INH | 9A |  | 2 |
| CLR opr <br> CLRA <br> CLRX <br> CLRH <br> CLR opr,X <br> CLR , X <br> CLR opr,SP | Clear | $\begin{aligned} & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{~A} \leftarrow \$ 00 \\ & \mathrm{X} \leftarrow \$ 00 \\ & \mathrm{H} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \end{aligned}$ | 0 | - | - | 0 | 1 | - | DIR <br> INH <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 \mathrm{~F} \\ 4 \mathrm{~F} \\ 5 \mathrm{~F} \\ 8 \mathrm{C} \\ 6 \mathrm{~F} \\ 7 \mathrm{~F} \\ 9 \mathrm{E} 6 \mathrm{~F} \end{gathered}$ | dd <br> ff <br> ff | 3 1 1 1 3 2 4 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | Effect onCCR |  |  |  |  |  |  |  |  | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| CMP \#opr <br> CMP opr <br> CMP opr <br> CMP opr,X <br> CMP opr,X <br> CMP ,X <br> CMP opr,SP <br> CMP opr,SP | Compare A with M | (A) - (M) | $\stackrel{\rightharpoonup}{2}$ | - | - | $\hat{\imath}$ |  | $\hat{\imath}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A1 } \\ \text { B1 } \\ \text { C1 } \\ \text { D1 } \\ \text { E1 } \\ \text { F1 } \\ \text { 9EE1 } \\ \text { 9ED1 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| COM opr <br> COMA <br> COMX <br> COM opr,X <br> COM ,X <br> COM opr,SP | Complement (One's Complement) | $\begin{aligned} & M \leftarrow(\bar{M})=\$ F F-(M) \\ & A \leftarrow(\bar{A})=\$ F F-(M) \\ & X \leftarrow(\bar{X})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \end{aligned}$ | 0 | - | - | $\hat{\imath}$ | $\downarrow$ | 1 | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 33 \\ 43 \\ 53 \\ 63 \\ 73 \\ 9 \mathrm{E} 63 \end{gathered}$ | dd | 4 1 1 4 3 5 |
| CPHX \#opr CPHX opr | Compare H: X with M | $(H: X)-(M: M+1)$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | ¢ | $\hat{\imath}$ | IMM DIR | $\begin{aligned} & 65 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mathrm{ii} i \mathrm{ii}+1 \\ & \mathrm{dd} \end{aligned}$ | 3 4 |
| CPX \#opr <br> CPX opr <br> CPX opr <br> CPX , X <br> CPX opr,X <br> CPX opr,X <br> CPX opr,SP <br> CPX opr,SP | Compare X with M | (X) - (M) | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\downarrow$ | $\hat{\imath}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{aligned} & \text { A3 } \\ & \text { B3 } \\ & \text { C3 } \\ & \text { D3 } \\ & \text { E3 } \\ & \text { F3 } \\ & \text { 9EE3 } \\ & \text { 9ED3 } \end{aligned}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| DAA | Decimal Adjust A | $(\mathrm{A})_{10}$ | U | - | - | $\downarrow$ | $\downarrow$ | $\hat{\imath}$ | INH | 72 |  | 2 |
| DBNZ opr,rel DBNZA rel DBNZX rel DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel | Decrement and Branch if Not Zero | $\begin{aligned} \mathrm{A} \leftarrow(\mathrm{~A})-1 \text { or } \mathrm{M} \leftarrow(\mathrm{M})-1 \text { or } \mathrm{X} \leftarrow(\mathrm{X})- \\ 1 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+4+r e l ?(\text { result }) \neq 0 \end{aligned}$ | - | - | - | - |  | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 B \\ 4 B \\ 5 B \\ 6 B \\ 7 B \\ 9 E 6 B \end{gathered}$ | $\begin{aligned} & \mathrm{dd} \mathrm{rr} \\ & \mathrm{rr} \\ & \mathrm{rr} \\ & \mathrm{ff} \mathrm{rr} \\ & \mathrm{rr} \\ & \mathrm{ff} \mathrm{rr} \end{aligned}$ | 5 3 3 5 4 6 |
| DEC opr <br> DECA <br> DECX <br> DEC opr,X <br> DEC , X <br> DEC opr,SP | Decrement | $\begin{aligned} & M \leftarrow(M)-1 \\ & A \leftarrow(A)-1 \\ & X \leftarrow(X)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \end{aligned}$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ |  | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 A \\ 4 A \\ 5 A \\ 6 A \\ 7 A \\ 9 E 6 A \end{gathered}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| DIV | Divide | $\begin{gathered} A \leftarrow(H: A) /(X) \\ H \leftarrow \text { Remainder } \end{gathered}$ | - | - | - | - | $\downarrow$ | $\uparrow$ | INH | 52 |  | 7 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  |  |  | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| EOR \#opr <br> EOR opr <br> EOR opr <br> EOR opr,X <br> EOR opr,X <br> EOR ,X <br> EOR opr,SP <br> EOR opr,SP | Exclusive OR M with A | $\mathrm{A} \leftarrow(\mathrm{A} \oplus \mathrm{M})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A8 } \\ \text { B8 } \\ \text { C8 } \\ \text { D8 } \\ \text { E8 } \\ \text { F8 } \\ \text { 9EE8 } \\ \text { 9ED8 } \end{gathered}$ | ii <br> dd <br> hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| INC opr <br> INCA <br> INCX <br> INC opr,X <br> INC ,X <br> INC opr,SP | Increment | $\begin{aligned} & M \leftarrow(M)+1 \\ & A \leftarrow(A)+1 \\ & X \leftarrow(X)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \end{aligned}$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 C \\ 4 \mathrm{C} \\ 5 \mathrm{C} \\ 6 \mathrm{C} \\ 7 \mathrm{C} \\ 9 \mathrm{E} 6 \mathrm{C} \end{gathered}$ | dd | 4 1 1 4 3 5 |
| JMP opr JMP opr JMP opr,X JMP opr,X JMP , X | Jump | PC $\leftarrow$ Jump Address | - | - | - |  | - | - | $\begin{array}{\|l} \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \end{array}$ | $\begin{aligned} & \mathrm{BC} \\ & \mathrm{CC} \\ & \mathrm{DC} \\ & \mathrm{EC} \\ & \mathrm{FC} \end{aligned}$ | dd <br> hh II ee ff ff | 2 3 4 3 2 |
| JSR opr JSR opr JSR opr,X JSR opr,X JSR , X | Jump to Subroutine | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+n(n=1,2, \text { or } 3) \\ & \text { Push }(\mathrm{PCL}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \text { Push }(\mathrm{PCH}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{PC} \leftarrow \text { Unconditional Address } \end{aligned}$ | - | - | - | - | - |  | $\begin{array}{\|l} \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \end{array}$ | $\begin{aligned} & \mathrm{BD} \\ & \mathrm{CD} \\ & \mathrm{DD} \\ & \mathrm{ED} \\ & \mathrm{FD} \end{aligned}$ | dd <br> hh II ee ff ff | 4 5 6 5 4 |
| LDA \#opr <br> LDA opr <br> LDA opr <br> LDA opr,X <br> LDA opr,X <br> LDA , X <br> LDA opr,SP <br> LDA opr,SP | Load A from M | $\mathrm{A} \leftarrow(\mathrm{M})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A6 } \\ \text { B6 } \\ \text { C6 } \\ \text { D6 } \\ \text { E6 } \\ \text { F6 } \\ \text { 9EE6 } \\ \text { 9ED6 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| LDHX \#opr LDHX opr | Load H:X from M | $H: X \leftarrow(M: M+1)$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { IMM } \\ \text { DIR } \end{array}$ | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ | $\begin{aligned} & \mathrm{iij} j \\ & \mathrm{dd} \end{aligned}$ | 3 <br> 4 |
| LDX \#opr <br> LDX opr <br> LDX opr <br> LDX opr,X <br> LDX opr,X <br> LDX,X <br> LDX opr,SP <br> LDX opr,SP | Load X from M | $\mathrm{X} \leftarrow(\mathrm{M})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ |  | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AE <br> BE <br> CE <br> DE <br> EE <br> FE <br> 9EEE <br> 9EDE | ii <br> dd <br> hh II ee ff ff <br> ff ee ff | 2 3 4 4 3 2 4 5 |
| LSL opr <br> LSLA <br> LSLX <br> LSL opr,X <br> LSL , X <br> LSL opr,SP | Logical Shift Left (Same as ASL) |  | $\hat{\imath}$ | - | - | 2 | $\hat{\imath}$ |  | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \end{array}$ | $\begin{gathered} 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 \mathrm{E} 68 \end{gathered}$ | dd | 4 1 1 4 3 5 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect on } \\ & \text { CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 010 \\ & \hline 00 \\ & 0 \end{aligned}$ |  | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| LSR opr <br> LSRA <br> LSR $X$ <br> LSR opr,X <br> LSR ,X <br> LSR opr,SP | Logical Shift Right |  | $\hat{\imath}$ | - | - | 0 | $\downarrow$ | $\downarrow$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 34 \\ 44 \\ 54 \\ 64 \\ 74 \\ 9 \mathrm{E} 64 \end{gathered}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| MOV opr,opr <br> MOV opr, $\mathrm{X}_{+}$ <br> MOV \#opr,opr <br> MOV X+,opr | Move | $\begin{gathered} (\mathrm{M})_{\text {Destination }} \leftarrow(\mathrm{M})_{\text {Source }} \\ H: X \leftarrow(H: X)+1(I X+D, \text { DIX }+) \end{gathered}$ | 0 | - | - | $\hat{\imath}$ | $\downarrow$ |  | $\begin{aligned} & \mathrm{DD} \\ & \mathrm{DIX}+ \\ & \mathrm{IMD} \\ & \mathrm{IX}+\mathrm{D} \end{aligned}$ | $\begin{aligned} & 4 \mathrm{E} \\ & 5 \mathrm{E} \\ & 6 \mathrm{E} \\ & 7 \mathrm{E} \end{aligned}$ | dd dd <br> dd <br> ii dd <br> dd | 5 4 4 4 |
| MUL | Unsigned multiply | $X: A \leftarrow(X) \times(A)$ | - | 0 | - | - | - | 0 | INH | 42 |  | 5 |
| NEG opr <br> NEGA <br> NEGX <br> NEG opr,X <br> NEG , X <br> NEG opr,SP | Negate (Two's Complement) | $\begin{aligned} & M \leftarrow-(M)=\$ 00-(M) \\ & A \leftarrow-(A)=\$ 00-(A) \\ & X \leftarrow-(X)=\$ 00-(X) \\ & M \leftarrow-(M)=\$ 00-(M) \\ & M \leftarrow-(M)=\$ 00-(M) \end{aligned}$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\nu}$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{gathered} 30 \\ 40 \\ 50 \\ 60 \\ 70 \\ 9 \mathrm{E} 60 \end{gathered}$ | dd <br> ff <br> ff | 4 <br> 1 <br> 1 <br> 4 <br> 3 <br> 5 |
| NOP | No Operation | None | - | - | - | - | - | - | INH | 9 D |  | 1 |
| NSA | Nibble Swap A | $A \leftarrow(A[3: 0]: A[7: 4])$ | - | - | - | - | - | - | INH | 62 |  | 3 |
| ORA \#opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X ORA opr,SP ORA opr,SP | Inclusive OR A and M | $A \leftarrow(A) \mid(M)$ | 0 | - | - | $\hat{\imath}$ | $\uparrow$ |  | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AA <br> BA <br> CA <br> DA <br> EA <br> FA <br> 9EEA <br> 9EDA | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| PSHA | Push A onto Stack | Push (A); SP $\leftarrow(S P)-1$ | - | - | - | - | - | - | INH | 87 |  | 2 |
| PSHH | Push H onto Stack | Push (H); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 8B |  | 2 |
| PSHX | Push X onto Stack | Push (X); SP $\leftarrow(S P)-1$ | - | - | - | - | - | - | INH | 89 |  | 2 |
| PULA | Pull A from Stack | $\mathrm{SP} \leftarrow(\mathrm{SP}+1)$; Pull ( A$)$ | - | - | - | - | - | - | INH | 86 |  | 2 |
| PULH | Pull H from Stack | $S P \leftarrow(S P+1)$; Pull ( H$)$ | - | - | - | - | - | - | INH | 8A |  | 2 |
| PULX | Pull X from Stack | $S P \leftarrow(S P+1) ;$ Pull $(X)$ | - | - | - | - | - | - | INH | 88 |  | 2 |
| ROL opr <br> ROLA <br> ROLX <br> ROL opr,X <br> ROL , X <br> ROL opr,SP | Rotate Left through Carry |  | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | DIR INH INH IX1 IX SP1 | $\begin{gathered} 39 \\ 49 \\ 59 \\ 69 \\ 79 \\ 9 \mathrm{E} 69 \end{gathered}$ | dd | 4 1 1 4 3 5 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect on } \\ & \text { CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { O} \\ & 00 \\ & 00 \\ & 0 \end{aligned}$ |  | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| ROR opr <br> RORA <br> RORX <br> ROR opr,X <br> ROR ,X <br> ROR opr,SP | Rotate Right through Carry |  | $\hat{\imath}$ | - | - | $\downarrow$ | $\hat{\imath}$ | $\hat{\imath}$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 36 \\ 46 \\ 56 \\ 66 \\ 76 \\ 9 \mathrm{E} 66 \end{gathered}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| RSP | Reset Stack Pointer | $\mathrm{SP} \leftarrow$ \$FF | - | - | - | - | - | - | INH | 9 C |  | 1 |
| RTI | Return from Interrupt | $\begin{gathered} \mathrm{SP} \leftarrow(\mathrm{SP})+1 \text {; Pull }(\mathrm{CCR}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull }(\mathrm{A}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})+1 \text {; Pull }(\mathrm{X}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})+1 \text {; Pull }(\mathrm{PCH}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull }(\mathrm{PCL}) \end{gathered}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | INH | 80 |  | 7 |
| RTS | Return from Subroutine | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}+1 \text {; Pull }(\mathrm{PCH}) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+1 \text {; Pull }(\mathrm{PCL}) \end{aligned}$ | - | - | - |  | - | - | INH | 81 |  | 4 |
| SBC \#opr <br> SBC opr <br> SBC opr <br> SBC opr,X <br> SBC opr,X <br> SBC, X <br> SBC opr,SP <br> SBC opr,SP | Subtract with Carry | $A \leftarrow(A)-(M)-(C)$ | $\hat{\imath}$ | - | - | ท | $\hat{\imath}$ | २ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A2 } \\ \text { B2 } \\ \text { C2 } \\ \text { D2 } \\ \text { E2 } \\ \text { F2 } \\ \text { 9EE2 } \\ \text { 9ED2 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| SEC | Set Carry Bit | $C \leftarrow 1$ | - | - | - | - | - | 1 | INH | 99 |  | 1 |
| SEI | Set Interrupt Mask | $1 \leftarrow 1$ | - | - | 1 | - | - | - | INH | 9B |  | 2 |
| STA opr <br> STA opr <br> STA opr,X <br> STA opr,X <br> STA ,X <br> STA opr,SP <br> STA opr,SP | Store A in M | $\mathrm{M} \leftarrow(\mathrm{A})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{aligned} & \text { B7 } \\ & \text { C7 } \\ & \text { D7 } \\ & \text { E7 } \\ & \text { F7 } \\ & \text { 9EE7 } \\ & \text { 9ED7 } \end{aligned}$ | dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 3 4 4 3 2 4 5 |
| STHX opr | Store $\mathrm{H}: \mathrm{X}$ in M | $(M: M+1) \leftarrow(H: X)$ | 0 | - | - | २ | $\hat{\imath}$ | - | DIR | 35 | dd | 4 |
| STOP | Enable $\overline{\mathrm{IRQ}}$ Pin; Stop Oscillator | $1 \leftarrow 0$; Stop Oscillator | - | - | 0 | - | - | - | INH | 8E |  | 1 |
| STX opr <br> STX opr <br> STX opr,X <br> STX opr,X <br> STX,X <br> STX opr,SP <br> STX opr,SP | Store X in M | $\mathrm{M} \leftarrow(\mathrm{X})$ | 0 | - | - | $\hat{\imath}$ | $\uparrow$ | - | $\begin{array}{\|l} \hline \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | $\begin{gathered} \mathrm{BF} \\ \mathrm{CF} \\ \mathrm{DF} \\ \mathrm{EF} \\ \mathrm{FF} \\ 9 \mathrm{EEF} \\ 9 \mathrm{EDF} \end{gathered}$ | dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 3 4 4 3 2 4 5 |

Table 6-1. Instruction Set Summary

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믇 } \\ & \text { (50 } \\ & \text { Oㅇ } \end{aligned}$ | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | z | C |  |  |  |  |
| SUB \#opr <br> SUB opr <br> SUB opr <br> SUB opr,X <br> SUB opr,X <br> SUB ,X <br> SUB opr,SP <br> SUB opr,SP | Subtract | $\mathrm{A} \leftarrow(\mathrm{A})-(\mathrm{M})$ | $\hat{\imath}$ |  | - | $\hat{\imath}$ | $\downarrow$ | $\hat{\imath}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{aligned} & \text { A0 } \\ & \text { B0 } \\ & \text { C0 } \\ & \text { D0 } \\ & \text { E0 } \\ & \text { FO } \\ & \text { 9EEO } \\ & \text { 9EDO } \end{aligned}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| SWI | Software Interrupt | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+1 ; \text { Push }(\mathrm{PCL}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push }(\mathrm{PCH}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push }(\mathrm{X}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push }(\mathrm{A}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push }(\mathrm{CCR}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \mathrm{I} \leftarrow 1 \end{aligned}$ <br> $\mathrm{PCH} \leftarrow$ Interrupt Vector High Byte <br> PCL $\leftarrow$ Interrupt Vector Low Byte | - | - | 1 | - | - | - | INH | 83 |  | 9 |
| TAP | Transfer A to CCR | $\mathrm{CCR} \leftarrow(\mathrm{A})$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | INH | 84 |  | 2 |
| TAX | Transfer A to X | $X \leftarrow(A)$ | - | - | - | - | - | - | INH | 97 |  | 1 |
| TPA | Transfer CCR to A | $A \leftarrow(C C R)$ | - | - | - | - | - | - | INH | 85 |  | 1 |
| $\begin{aligned} & \text { TST opr } \\ & \text { TSTA } \\ & \text { TSTX } \\ & \text { TST opr,X } \\ & \text { TST ,X } \\ & \text { TST opr,SP } \end{aligned}$ | Test for Negative or Zero | (A) - \$00 or (X) - \$00 or (M) - \$00 | 0 | - | - | $\hat{\imath}$ | $\downarrow$ | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 D \\ 4 D \\ 5 D \\ 6 D \\ 7 D \\ 9 \mathrm{D} 6 \mathrm{D} \end{gathered}$ | dd <br> ff <br> ff | 3 1 1 3 2 4 |
| TSX | Transfer SP to H:X | $H: X \leftarrow(S P)+1$ | - | - | - | - | - | - | INH | 95 |  | 2 |
| TXA | Transfer X to A | $\mathrm{A} \leftarrow(\mathrm{X})$ | - | - | - | - | - | - | INH | 9 F |  | 1 |
| TXS | Transfer H:X to SP | $(S P) \leftarrow(H: X)-1$ | - | - | - | - | - | - | INH | 94 |  | 2 |

Table 6-1. Instruction Set Summary

| Source Form |  | Operation | Description |  |  | Effect on CCR |  |  |  |  |  | OOO응 |  | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | V |  |  | H | I | N | Z | C |  |  |  |  |
| A | Accumulator $n$ |  |  |  | Any bit |  |  |  |  |  |  |  |  |  |
| C | Carry/borrow bit |  |  | opr | Operand (one or two bytes) |  |  |  |  |  |  |  |  |  |
| CCR | Condition code register |  |  | PC | Program counter |  |  |  |  |  |  |  |  |  |
| dd | Direct address of operand |  |  | PCH | Program counter high byte |  |  |  |  |  |  |  |  |  |
| dd rr | Direct address of operand and relative offset of branch instruction |  |  | PCL | Program counter low byte |  |  |  |  |  |  |  |  |  |
| DD | Direct to direct addressing mode |  |  | REL | Relative addressing mode |  |  |  |  |  |  |  |  |  |
| DIR | Direct addressing mode |  |  | rel | Relative program counter offset byte |  |  |  |  |  |  |  |  |  |
| DIX+ | Direct to indexed with post increment addressing mode |  |  | rr | Relative program counter offset byte |  |  |  |  |  |  |  |  |  |
| eeff | High and low bytes of offset in indexed, 16-bit offset addressing |  |  | SP1 | Stack pointer, 8-bit offset addressing mode |  |  |  |  |  |  |  |  |  |
| EXT | Extended addressing mode |  |  | SP2 | Stack pointer 16-bit offset addressing mode |  |  |  |  |  |  |  |  |  |
| ff | Offset byte in indexed, 8-bit offset addressing |  |  | SP | Stack pointer |  |  |  |  |  |  |  |  |  |
| H | Half-carry bit |  |  | U | Undefined |  |  |  |  |  |  |  |  |  |
| H | Index register high byte |  |  | V | Overflow bit |  |  |  |  |  |  |  |  |  |
| hh II | High and low bytes of operand address in extended addressing |  |  | X | Index register low byte |  |  |  |  |  |  |  |  |  |
| I | Interrupt mask |  |  | Z | Zero bit |  |  |  |  |  |  |  |  |  |
| ii | Immediate operand byte |  |  | \& | Logical AND |  |  |  |  |  |  |  |  |  |
| IMD | Immediate source to direct destination addressing mode |  |  |  | Logical OR |  |  |  |  |  |  |  |  |  |
| IMM | Immediate addressing mode $\oplus$ |  |  |  | Logical EXCLUSIVE OR |  |  |  |  |  |  |  |  |  |
| INH | Inherent addressing mode ( ) |  |  |  | Contents of |  |  |  |  |  |  |  |  |  |
| IX | Indexed, no offset addressing mode -( ) |  |  |  | Negation (two's complement) |  |  |  |  |  |  |  |  |  |
| $1 X_{+}$ | Indexed, no offset, post increment addressing mode \# |  |  |  | Immediate value |  |  |  |  |  |  |  |  |  |
| IX+D | Indexed with post increment to direct addressing mode |  |  |  | Sign extend |  |  |  |  |  |  |  |  |  |
| IX1 | Indexed, 8-bit offset addressing mode |  |  |  | Loaded with |  |  |  |  |  |  |  |  |  |
| IX1+ | Indexed, 8-bit offset, post increment addressing mode ? |  |  |  | If |  |  |  |  |  |  |  |  |  |
| IX2 | Indexed, 16-bit offset addressing mode |  |  |  | Concatenated with |  |  |  |  |  |  |  |  |  |
| M | Memory location |  |  |  | Set or cleared |  |  |  |  |  |  |  |  |  |
| N | Negative bit |  |  | - | Not affected |  |  |  |  |  |  |  |  |  |


| Table 6-2. Opcode Map |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit Manipulation |  | $\frac{\text { Branch }}{\text { REL }}$ | Read-Modify-Write |  |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |  |
|  | DIR | DIR |  | DIR | NH | INH | IX1 | SP1 | IX | NH | IN | IMM | DIR | EXT | IX2 | SP2 | \|X1 | SP1 | IX |
| LSB | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 9E6 | 7 | 8 | 9 | A | B | C | D | 9ED | E | 9EE | F |
| 0 | $\begin{array}{\|c\|} \hline \\ \hline \\ 3 \\ 3 \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ { }_{2}^{\text {BSETO }} \\ 2 \end{gathered}$ | $\begin{array}{\|c\|} \hline 3 \\ \\ 2 \\ 2 R A A \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 4 \\ \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{gathered} 1 \\ \text { NEGA } \\ 1 \quad \mathrm{INH} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 1 \\ \\ \text { NEGX } \\ 1 \\ \mathrm{INH} \end{array}$ | ${ }_{2} \stackrel{4}{\mathrm{NE}} \mathrm{I}_{\mathrm{I}}$ | $\begin{array}{\|c\|} \hline 5 \\ \\ 3 \quad \mathrm{NEG} \\ 3 \end{array}$ | $\begin{array}{r} 3 \\ \mathrm{NEG}^{1} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 7 \\ 1 \\ \hline \end{array}$ | $\begin{gathered} 3 \\ 2 \mathrm{BGE} \\ 2 \mathrm{REL} \end{gathered}$ | $\begin{gathered} 2 \\ \text { SUB } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ S_{2} \\ S_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 3 \text { SUB } \\ 3 \\ \text { EXT } \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ S_{3} U_{\mathrm{B}} \mathrm{IX} 2 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ \hline \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ S_{2} \mathrm{SUB}_{1} \\ \hline \end{gathered}$ |  | $\begin{array}{r} 2 \\ \\ 1 \quad \mathrm{SUB} \\ \hline \end{array}$ |
| 1 | BRCLRO 3 DIR | $\begin{gathered} 4 \\ \mathrm{BCLRO}_{2} \\ 2 \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BRN} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} 5 \\ 3 \\ 3 \\ \text { CBEQ } \\ \text { DIR } \end{gathered}$ | $\begin{array}{\|cc} \hline & 4 \\ \text { CBEQA } \\ 3 & \text { IMM } \end{array}$ | $\begin{gathered} 4 \\ \text { CBEQX } \\ 3 \\ 3 \end{gathered}$ | $\begin{gathered} 5 \\ \mathrm{CBEQ} \\ 3 \end{gathered}$ | $\begin{array}{cc}  & 6 \\ \hline \mathrm{CBEQ} \\ 4 & \mathrm{SP} 1 \end{array}$ | $\begin{gathered} 4 \\ { }_{2} \mathrm{CBEQ} \\ \hline \mathrm{X}_{+} \end{gathered}$ | $\begin{gathered} 4 \\ { }_{1}{ }^{\text {RTS }} \\ \text { INH } \end{gathered}$ | $\begin{gathered} 3 \\ 2 \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} 2 \\ \mathrm{CMP} \\ 2 \\ \mathrm{IMM} \end{gathered}$ | $\underset{1}{\substack{\mathrm{CMP} \\ \mathrm{DIR}}}$ | $\begin{gathered} 4 \\ { }_{3} \mathrm{CMP} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{CMP}_{4}^{4} \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ \hline \text { CMP } \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ \mathrm{CMP}_{2} \\ \mathrm{IX}_{1} \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline 4 \\ \hline \mathrm{CMP} \\ \hline \end{array}$ | ${ }_{1}^{\text {CMP }}$ |
| 2 | $\begin{array}{\|c} \hline \\ \hline \text { BRSET1 } \\ 3 \\ 3 \end{array}$ | $\begin{gathered} 4 \\ \hline \text { BSET1 } \\ 2 \quad \text { DIR } \end{gathered}$ | $\begin{gathered} 3 \\ \\ 2 \mathrm{BHI} \\ \mathrm{REL} \end{gathered}$ |  | $\begin{gathered} \mathrm{S} \\ 1 \mathrm{MUL} \\ 1 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \\ \\ \hline \end{array}$ | $\begin{gathered} 3 \\ \mathrm{NSA} \\ 1 \mathrm{NH} \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 2 \\ \hline \text { DAA } \\ 1 \\ \hline \end{array}$ |  | $\begin{gathered} 3 \\ 2 \mathrm{BGT} \\ 2 \mathrm{REL} \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{gathered} 3 \\ \mathrm{~S}_{2} \\ \mathrm{SBC} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 3 \mathrm{SBC} \\ \mathrm{EXT} \end{gathered}$ |  | $\begin{gathered} 5 \\ \hline \\ \hline \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ 2 \begin{array}{c} 3 C^{\prime} \\ 1 \mathrm{X}_{1} \end{array} \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} 2 \\ \\ 1 \quad \mathrm{SBC} \\ 1 \end{array}$ |
| 3 | $\begin{array}{\|cc\|} \hline & 5 \\ 3 R C L R 1 \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \begin{array}{c} \text { BCLR1 } \\ 2 \\ 2 \end{array} \mathrm{DIR}^{2} \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BLS} \\ \mathrm{REL} \end{gathered}$ | ${ }_{2}^{\mathrm{COM}} \begin{gathered} 4 \\ \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 1 \\ \text { COMA } \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{COMX} \\ 1 \end{gathered}$ | $\begin{gathered} 4 \\ \mathrm{COM}_{1} \end{gathered}$ | $\left\|\begin{array}{c} 5 \\ \mathrm{COM}_{3} \\ \mathrm{SP1} \end{array}\right\|$ | $\begin{gathered} \left.\begin{array}{c} 3 \\ \mathrm{COM}_{1} \end{array}\right) \end{gathered}$ | $\begin{gathered} 9 \\ \mathrm{SWI}_{\mathrm{INH}} \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BLE} \\ \mathrm{REL} \end{gathered}$ | $\left\lvert\, \begin{gathered} C^{2} \\ 2 \\ \hline \end{gathered}\right.$ | ${ }_{2} \begin{gathered} C P P X_{3} \\ \text { DIR } \end{gathered}$ | $\begin{gathered} 4 \\ 3 \\ 3 \\ \hline \end{gathered}$ |  | $\begin{gathered} 5 \\ C_{4}^{5} \\ \mathrm{SP}^{2} \end{gathered}$ | $\begin{gathered} 3_{3}^{3} \\ 2{ }_{2} X_{1} \end{gathered}$ | $\begin{gathered} 4 \\ \\ \hline \end{gathered}$ | ${ }_{1}{ }_{\text {CP }}^{\text {2 }}$ (X |
| 4 | $\begin{gathered} 5 \\ \mathrm{BRSET}^{2} \\ 3 \\ \text { DIR } \end{gathered}$ | $\begin{gathered} 4 \\ \\ \text { BSET2 } \\ 2 \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BCC} \\ 2 \mathrm{REL} \end{gathered}$ | $\underset{2}{\substack{\mathrm{LSR} \\ \mathrm{DIR} \\ \hline}}$ | $\underset{1}{1} \begin{gathered} 1 \\ 1 \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ 1 \\ 1 \\ \hline \end{gathered}$ | ${ }_{2} \begin{gathered} 4 \\ L_{2} \mathrm{LS}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{LS} \\ 3 \\ \mathrm{LSP}^{\mathrm{SP}} \end{gathered}$ | $\begin{array}{r} 3 \\ 1 \quad \mathrm{LSR} \\ 1 \mathrm{I} \\ \hline \end{array}$ | $\begin{array}{\|c} 2 \\ \\ \\ \hline \end{array}$ | $\begin{gathered} 2 \\ \mathrm{TXS} \\ 1 \mathrm{INH} \\ \hline \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 \\ & \begin{array}{c} 2 \\ \text { AND } \\ \hline \end{array} \mathrm{IMM} \\ \hline \end{array}$ | ${ }_{2} \begin{gathered}3 \\ \text { AND } \\ \text { DIR }\end{gathered}$ | $\begin{gathered} 4 \\ { }_{3} \text { AND } \\ \text { EXT } \\ \hline \end{gathered}$ | $\underset{3}{ } \begin{gathered} 4 \\ \text { AND }^{1 \times 2} \end{gathered}$ | $\begin{array}{\|c} 5 \\ 4 \\ 4 \mathrm{AND} \\ \hline \text { SP2 } \\ \hline \end{array}$ | $\underset{2}{ } \begin{gathered} 3 \\ \mathrm{AND}_{1} \\ \mathrm{IX} 1 \end{gathered}$ | ${ }_{3} \begin{gathered}4 \\ \text { AND } \\ \text { SP1 }\end{gathered}$ |  |
| 5 | $\begin{array}{\|c\|} \hline \\ \hline \text { BRCLR2 } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \mathrm{BCLR}^{2} \\ 2 \\ 2 \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BCS} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} 4 \\ \text { STHX } \\ 2 \\ \hline \text { DIR } \end{gathered}$ | $\left\lvert\, \begin{gathered} 3 \\ 3 \\ 3 \\ \left.\begin{array}{c} \text { LDHX } \\ \text { IMM } \end{array} \right\rvert\, \end{gathered}\right.$ | $\begin{gathered} 4 \\ \\ 2 \\ 2 \\ \hline \text { LDHI } \\ \text { DIR } \end{gathered}$ | $\begin{gathered} 3 \\ \left.{ }_{3} \begin{array}{c} \text { CPHX } \\ \text { IMM } \end{array} \right\rvert\, \end{gathered}$ |  | $\underset{2}{\substack{\text { CPHX } \\ \text { DIR }}}$ | $\begin{gathered} 1 \\ \text { TPA } \\ 1 \\ \text { INH } \end{gathered}$ | $\begin{gathered} 2 \\ \\ \\ \\ \hline \end{gathered}$ | $\left\|\begin{array}{cc} 2 \\ & \mathrm{BIT} \\ 2 & \mathrm{IMM} \end{array}\right\|$ | ${ }_{2} \begin{gathered} 3 \\ 2 \\ \text { BIT } \\ \hline \end{gathered}$ | $3 \stackrel{4}{\text { BIT }} \underset{\text { EXT }}{ }$ | ${ }_{3} \stackrel{4}{\mathrm{BIT}}{ }_{\mathrm{IX} 2}$ | $\begin{gathered} 515 \\ 4 \\ 41 T \\ S P 2 \end{gathered}$ | ${ }_{2} \stackrel{3}{\mathrm{BIT}}{ }_{\mathrm{IX} 1}^{3}$ | $\begin{array}{ll}  & 4 \\ & 31 T_{1} \\ 3 & S P 1 \\ \hline \end{array}$ | ${ }_{1} \stackrel{2}{\text { BIT }}$ IX |
| 6 | $\begin{array}{\|c\|c} 5 \\ \text { BRSET3 } \\ 3 & \text { DIR } \end{array}$ | $\begin{gathered} 4 \\ \\ \\ 2 \text { BSET3 } \\ 2 \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BNE} \\ 2 \mathrm{REL} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 2 \mathrm{ROR} \\ 2 \quad \mathrm{DIR} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{RORA}^{2} \\ 1 \end{gathered}$ | $\begin{array}{r} 1 \\ \mathrm{RORX} \\ 1 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \mathrm{ROR}_{2} \\ \hline 1 \times 1 \end{gathered}$ | $\begin{array}{r} \mathrm{ROR}^{5} \\ 3 \quad \mathrm{SP} 1 \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \mathrm{ROR} \\ 1 \quad \mathrm{IX} \\ \hline \end{array}$ | $\begin{gathered} 2 \\ \text { PULA } \\ 1 \\ \hline \end{gathered}$ |  | $\begin{array}{\|cc} 2 \\ & \begin{array}{c} 2 \\ 2 \\ 2 \\ \mathrm{IMM} \\ \hline \end{array} \\ \hline \end{array}$ | ${ }_{2} \begin{gathered}\text { LDA } \\ \text { LIR } \\ \text { DIR }\end{gathered}$ | $3 \begin{gathered} 4 \\ { }^{\text {LDA }} \\ \text { EXT } \end{gathered}$ | ${ }_{3} \stackrel{4}{4} \quad \begin{gathered} \text { LDA } \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 4 \\ 4 \mathrm{LDA}^{2} \\ \mathrm{SP2} 2 \end{gathered}$ | $\begin{gathered} 3 \\ 2 \\ 2 \mathrm{LDA}_{1} \mathrm{X} 1 \\ \hline \end{gathered}$ | ${ }_{3} \begin{gathered}\text { LDA } \\ \\ \text { SP1 }\end{gathered}$ |  |
| 7 | $$ | $\begin{array}{cc} 4 \\ \hline & 4 \\ 2 C L \text { R3 } \\ 2 \end{array}$ | $\begin{gathered} 3 \\ 2 \mathrm{BEQ} \\ 2 \mathrm{REL} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ \mathrm{ASR}^{\mathrm{ASR}} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 1 \\ \\ \\ \\ 1 \end{array}$ | $\begin{gathered} 1 \\ 1 \\ \mathrm{ASRX}^{1} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ \hline \\ \hline \end{gathered} \begin{gathered} 4 \mathrm{IS}_{1} \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline 5 \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \\ 1 \quad \mathrm{ASR} \\ \hline \end{array}$ | $\begin{gathered} 2 \\ \hline \mathrm{PSHA} \\ 1 \mathrm{NH} \end{gathered}$ | $\begin{gathered} 1 \\ \\ 1 \\ 1 \begin{array}{c} \text { TAX } \\ \text { INH } \end{array} \\ \hline \end{gathered}$ | $\begin{array}{\|lc\|} \hline & 2 \\ & \text { AIS } \\ \hline & \mathrm{IMM} \\ \hline \end{array}$ | ${ }_{2} \begin{gathered} 3 \\ \mathrm{STA}^{3} \\ \mathrm{DIR} \end{gathered}$ | ${ }_{3} \begin{gathered} 4 \\ \text { STA } \\ \text { EXT } \end{gathered}$ | $\begin{gathered} 4 \\ 3 \text { STA } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline & 5 \\ \hline & \text { STA } \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \mathrm{STA}_{1} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 4 \\ & \\ 3 & \text { STA } \\ \hline \end{array}$ | [ $\begin{array}{r}2 \\ \text { STA } \\ 1\end{array}$ |
| 8 | $$ | $\begin{gathered} 4 \\ \hline \text { BSET4 } \\ 2 \quad \text { DIR } \end{gathered}$ | $\begin{gathered} 3 \\ { }_{2} \mathrm{BHCC} \\ \mathrm{REL} \end{gathered}$ | ${ }_{2} \stackrel{4}{\text { LSL }}$ | $\begin{gathered} 1 \\ 1 \\ 1 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 1 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 2 \mathrm{LSL} \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ 1 \quad \mathrm{LS} \\ \hline \end{array}$ | $\begin{gathered} 2 \\ \mathrm{PULX}^{2} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{CLC} \\ 1 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c} 3 \\ \hline \mathrm{EOR} \\ 2 \mathrm{DIR} \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 4 \\ 3 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 3 \\ 3 \\ \hline \mathrm{EOR} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 5 \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \hline \text { EOR } \\ 2 \quad 1 \times 1 \\ \hline \end{array}$ |  | [ $\begin{array}{r}\text { EOR } \\ 1 \\ 1 \times\end{array}$ |
| 9 | $\begin{array}{\|cc\|} \hline \text { BRCLR4 } \\ 3 & \text { DIR } \end{array}$ | $\begin{array}{cc} 4 \\ & \begin{array}{c} 4 \\ \text { BCLR4 } \\ 2 \end{array} \\ \text { DIR } \end{array}$ | $\begin{gathered} 3 \\ \mathrm{BHCS}^{\mathrm{BHEL}} \end{gathered}$ | $2_{2} \stackrel{4}{\mathrm{ROL}} \mathrm{DIR}$ | ${ }_{1}^{\mathrm{ROLA}} \mathrm{I}$ | $\left\lvert\, \begin{gathered} 1 \\ \text { ROLX } \\ \text { INH } \end{gathered}\right.$ | $\stackrel{4}{\mathrm{ROL}_{2}}{ }_{2}^{\mathrm{I} \mathrm{X}_{1}}$ | $\begin{gathered} \mathrm{RO} \\ \mathrm{RO}^{2} \\ \mathrm{SP} 1 \end{gathered}$ | $\begin{array}{r} 3 \\ \mathrm{ROL}^{3} \mathrm{IX} \end{array}$ | $\begin{gathered} 2 \\ \mathrm{PSHX}^{\mathrm{NH}} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{SEC}^{1} \\ 1 \\ \text { INH } \end{gathered}$ | $\begin{gathered} 2 \\ \\ \hline \\ \hline \\ \hline \end{gathered}$ | ${ }_{1} \begin{gathered} A D C \\ D_{1} \end{gathered}$ | ${ }_{3} \stackrel{4}{4} \stackrel{4}{\text { EXT }}$ | ${ }_{3} \begin{gathered} 4 D C \\ 1 X 2 \end{gathered}$ | $\begin{gathered} 5 \\ \hline 4 D^{5 P 2} \\ \hline \end{gathered}$ | ${ }_{2} \begin{gathered} 3 D C \\ \mid X 1 \end{gathered}$ |  | $\begin{array}{r} 2 \\ 1 \begin{array}{r} A D C \\ 1 \\ 1 \end{array}{ }^{2} \\ \hline \end{array}$ |
| A | $\begin{array}{\|c\|} \hline \\ \hline \text { BRSET5 } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \hline \text { BSET5 } \\ \left.2 \begin{array}{c} \text { DIR } \end{array} \right\rvert\, \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BPL} \\ \mathrm{REL} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 2 \mathrm{DEC} \\ 2 \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 1 \\ \text { DECA } \\ 1 \quad \begin{array}{c} \text { INH } \end{array} \\ \hline \end{gathered}$ | $\begin{array}{\|c}  \\ \\ \\ \mathrm{DECXX}^{1} \\ \mathrm{INH} \end{array}$ | $\begin{gathered} 4 \\ \\ \hline 2 E C \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ \hline \mathrm{DEC} \\ 3 \mathrm{SP} 1 \\ \hline \end{gathered}$ | $\begin{array}{r} 3 \\ \mathrm{DEC} \\ 1 \quad 1 \mathrm{X} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { PUL゙ } \\ 1 \\ \hline 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{CLI}_{2}^{2} \\ 1 \\ \mathrm{NH} \end{gathered}$ | $\begin{array}{\|c} \hline 2 \\ \\ \hline \text { ORA } \\ \hline \end{array}$ | $\begin{gathered} 3 \\ \mathrm{ORA}_{2} \\ \hline \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 4 \\ 3 \text { ORA } \\ 3 \text { EXT } \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 3 \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 5 \\ \hline \text { ORA } \\ \hline \end{array}$ | $\begin{gathered} 3 \\ \text { ORA }^{\prime} \\ 2 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 4 \\ \hline \text { ORA } \\ 3 \\ \hline \end{array}$ | ( ${ }_{\text {ORA }}$ |
| B | $\begin{array}{\|cc\|} \hline & 5 \\ \text { BRCLR5 } \\ 3 & \text { DIR } \end{array}$ | $\begin{array}{cc} 4 \\ \\ \left.\begin{array}{c} \text { BCLR5 } \\ 2 \end{array} \right\rvert\, \end{array}$ | $\begin{gathered} 3 \\ 2 \mathrm{BMI} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} 5 \\ 3 \begin{array}{c} \text { DBNZ } \\ \mathrm{DIR} \end{array} \end{gathered}$ | $\begin{gathered} 3 \\ \\ \text { DBNZA } \\ 2 \text { INH } \end{gathered}$ | $\begin{array}{\|c} 3 \\ \\ \text { DBNZX } \\ 2 \\ 2 \end{array}$ |  | $\begin{gathered} \mathrm{DBNZ}^{6} \\ 4 \mathrm{DBNP}_{1} \end{gathered}$ | $\begin{gathered} { }^{\mathrm{DBNZ}} \\ 2{ }^{4} \mathrm{IX} \end{gathered}$ | $\underset{1}{\substack{\text { PSHH } \\ \text { INH }}}$ | $\underset{1}{\substack{2 \\ \text { SEI } \\ \text { INH }}}$ | $\begin{array}{\|c}  \\ \\ \hline \\ \hline \end{array} \begin{gathered} 2 \\ \\ \hline \end{gathered}$ | ${ }_{1} \begin{gathered} A_{2}^{3} \\ D I R \end{gathered}$ | ${ }_{3} \stackrel{4}{4 D D_{\text {EXT }}}$ | ${ }_{3} \stackrel{4}{A D D_{2}}$ | $\begin{gathered} 5 \\ 4 \mathrm{ADD} \\ \hline \mathrm{SP} 2 \end{gathered}$ | $\underset{2}{ } \begin{gathered} 3 D^{3} \\ 1 X 1 \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \\ \\ \hline \end{array}$ | ( $\begin{array}{r}\text { AD } \\ 1 \\ 1 \times\end{array}$ |
| C | $\begin{array}{\|c\|} \hline \\ \hline \text { BRSET6 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \\ \text { BSET6 } \\ 2 \text { DIR } \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BMC} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} 4 \\ \mathrm{INC}_{2} \\ 2 \stackrel{D I R}{ } \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{INCA}^{\mathrm{INCA}} \\ \mathrm{INH} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{INCX}_{1} \\ 1 \\ \mathrm{INH} \end{gathered}$ |  | $\begin{gathered} 5 \\ \\ \hline \\ \hline \end{gathered}$ | $\begin{array}{r} 3 \\ \text { INC } \\ 1 \quad 1 X \\ \hline \end{array}$ | $\begin{gathered} 1 \\ \text { CLRH } \\ 1 \\ \text { INH } \end{gathered}$ | $\underset{1}{\substack{1 \\ \text { RSP } \\ \text { INH }}}$ |  | $2 \begin{gathered} 2 \\ 2 \mathrm{JMP} \\ \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 3 \\ 3 \mathrm{JMP} \\ \mathrm{EXT} \end{gathered}$ | $\begin{gathered} 4 \\ 3 \\ 3 \mathrm{JMP} \\ \hline \end{gathered}$ |  | $\begin{gathered} 3 \\ 2 \quad \mathrm{JMP} \\ 2 \\ \mathrm{IX} 1 \end{gathered}$ |  |  |
| D | $\begin{array}{\|cc\|} \hline & 5 \\ 3 & \text { BRCLR6 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \text { BCLR6 } \\ 2 \quad \text { DIR } \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ \mathrm{BMS}^{2} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{TST} \\ 2 \end{gathered}$ | ${ }_{1} \begin{gathered} 1 \\ \text { TSTA } \\ \text { INH } \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{TSTX}_{1} \\ \hline \mathrm{INH} \end{gathered}$ | $\begin{gathered} 3 \\ \mathrm{TST}^{3} \mathrm{IX1} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ \\ 3 \\ \hline T S T \\ S P 1 \end{gathered}$ | $\begin{array}{r} 2 \\ \\ 1 \quad \mathrm{TST} \\ \hline \end{array}$ |  | $\begin{gathered} 1 \\ \mathrm{NOP} \\ 1 \\ \mathrm{NH} \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ \\ 2 \mathrm{BSR} \\ \hline \mathrm{REL} \end{gathered}$ | $\begin{array}{\|c} 4 \\ \hline \\ \hline \mathrm{JSR} \\ \mathrm{DIR} \end{array}$ | $\begin{gathered} 5 \\ 3 \\ 3 S^{5} \\ \text { ETT } \end{gathered}$ | $\begin{gathered} 6 \\ 3 \\ 3 \\ \text { IX2 } \end{gathered}$ |  | $\begin{gathered} 5 \\ 2 \\ 2 \\ 2 \mathrm{JS}_{1} \\ \hline \end{gathered}$ |  | $\begin{array}{r} 4 \\ \\ 1 \begin{array}{l} \text { JSR } \\ \hline \end{array} \end{array}$ |
| E | $$ | $\begin{gathered} 4 \\ \\ \begin{array}{c} \text { BSET7 } \\ 2 \end{array} \\ \text { DIR } \end{gathered}$ | $\left\lvert\, \begin{gathered} 3 \\ \\ 2 \mathrm{BIL} \\ \mathrm{REL} \end{gathered}\right.$ |  | $\begin{gathered} 5 \\ 3 \quad \mathrm{MOV} \\ 3 \end{gathered}$ | $\begin{gathered} 4 \\ \mathrm{MOV}_{2} \mathrm{DIX}_{+} \end{gathered}$ | $\begin{gathered} 4 \\ 3 \mathrm{MOV} \\ \mathrm{IMD} \end{gathered}$ |  | $\begin{gathered} 4 \\ \mathrm{MOV}_{2} \mathrm{IX}+\mathrm{D} \end{gathered}$ | $\begin{gathered} 1 \\ \text { STOP } \\ 1 \\ \hline \text { INH } \end{gathered}$ | * | $\left\|\begin{array}{cc} 2 \\ & \mathrm{LDX}^{2} \\ 2 & \mathrm{IMM} \end{array}\right\|$ | $\left.\right\|_{2} \begin{gathered} \mathrm{LDX}^{3} \\ \mathrm{DIR} \end{gathered}$ | $3 \begin{gathered} \mathrm{LDX}_{\mathrm{EXT}} \end{gathered}$ |  | $\begin{gathered} 5 \\ 4 \\ 4 \mathrm{LDX}^{5} \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ \mathrm{LDX}_{1} \\ \mathrm{IX} 1 \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \text { LDX } \\ \hline \end{array}$ | $\begin{array}{r} 2 \\ 1 \quad \begin{array}{r} L D X_{1}^{2} \\ 1 \end{array} \\ \hline \end{array}$ |
| F | $$ | $\begin{gathered} 4 \\ \\ \left.\begin{array}{c} \text { BCLR7 } \\ 2 \end{array} \right\rvert\, \end{gathered}$ | $\begin{gathered} 3 \\ 2 \mathrm{BIH} \\ \mathrm{REL} \end{gathered}$ | $\begin{gathered} \mathrm{CLR}^{3} \\ 2 \mathrm{DIR} \end{gathered}$ | $\begin{gathered} 1 \\ \text { CLRA } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ C \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ \mathrm{CLR}^{3} \\ \mathrm{IX} 1 \end{gathered}$ | $\begin{array}{\|cc\|} \hline & 4 \\ & \mathrm{CLR} \\ \hline \end{array}$ | $\begin{array}{r} 2 \\ \mathrm{CLR} \\ 1 \quad \mathrm{IX} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ \text { WAIT } \\ 1 \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ 1 \\ 1 \quad \mathrm{TXA} \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} 2 \\ 2 \\ 2 \mathrm{AIXM} \\ \hline \end{gathered}$ | $\begin{array}{\|c} 3 \\ 2 \mathrm{STX} \\ 2 \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 3 \\ 3 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 3 \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \\ \hline \text { STX } \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{r}\text { ST } \\ \\ 1 \\ 1 \\ \hline\end{array}$ |

[^1]

## Central Processor Unit (CPU)

## Section 7. System Integration Module (SIM)

### 7.1 Contents

7.2 Introduction ..... 72
7.3 SIM Bus Clock Control and Generation ..... 75
7.3.1 Bus Timing ..... 75
7.3.2 Clock Start-Up from POR ..... 75
7.3.3 Clocks in Stop Mode and Wait Mode ..... 75
7.4 Reset and System Initialization. ..... 76
7.4.1 External Pin Reset ..... 76
7.4.2 Active Resets from Internal Sources ..... 77
7.4.2.1 Power-On Reset ..... 78
7.4.2.2 Computer Operating Properly (COP) Reset. ..... 79
7.4.2.3 Illegal Opcode Reset ..... 79
7.4.2.4 Illegal Address Reset ..... 79
7.4.2.5 LVI Reset ..... 80
7.5 SIM Counter ..... 80
7.5.1 SIM Counter During Power-On Reset ..... 80
7.5.2 SIM Counter During Stop Mode Recovery ..... 80
7.5.3 SIM Counter and Reset States ..... 81
7.6 Exception Control ..... 81
7.6.1 Interrupts ..... 81
7.6.1.1 Hardware Interrupts ..... 83
7.6.1.2 SWI Instruction ..... 85
7.6.2 Interrupt Status Registers ..... 85
7.6.2.1 Interrupt Status Register 1 ..... 86
7.6.2.2 Interrupt Status Register 2 ..... 86
7.6.2.3 Interrupt Status Register 3 ..... 87
7.6.3 Reset ..... 87
7.6.4 Break Interrupts ..... 87
7.6.5 Status Flag Protection in Break Mode ..... 87

## System Integration Module (SIM)

7.7 Low-Power Modes ..... 88
7.7.1 Wait Mode ..... 88
7.7.2 Stop Mode ..... 90
7.8 SIM Registers ..... 91
7.8.1 $\quad$ Break Status Register (BSR) ..... 91
7.8.2 Reset Status Register (RSR) ..... 92
7.8.3 Break Flag Control Register (BFCR) ..... 94

### 7.2 Introduction

This section describes the system integration module (SIM), which supports up to 24 external and/or internal interrupts. Together with the CPU, the SIM controls all MCU activities. A block diagram of the SIM is shown in Figure 7-1. Figure 7-2 is a summary of the SIM I/O registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is responsible for:

- Bus clock generation and control for CPU and peripherals
- Stop/wait/reset/break entry and recovery
- Internal clock control
- Master reset control, including power-on reset (POR) and COP timeout
- Interrupt control:
- Acknowledge timing
- Arbitration control timing
- Vector address generation
- CPU enable/disable timing
- Modular architecture expandable to 128 interrupt sources


Figure 7-1. SIM Block Diagram

Table 7-1. Signal Name Conventions

| Signal Name | Description |
| :---: | :--- |
| 2OSCOUT | Buffered clock from the X-tal oscillator circuit or the RC oscillator circuit. |
| OSCOUT | The 2OSCOUT frequency divided by two. This signal is again divided by two in the <br> SIM to generate the internal bus clocks. (Bus clock = 2OSCOUT $\div 4$ ) |
| IAB | Internal address bus |
| IDB | Internal data bus |
| PORRST | Signal from the power-on reset module to the SIM |
| IRST | Internal reset signal |
| R/ $\bar{W}$ | Read/write signal |

## System Integration Module (SIM)

| Addr. | Register Name |  | it | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Read: |  |  |  |  |  |  | SBSW |  |
| \$FE00 | Break Status Register (BSR) | Write: | R | R | R | R | R | R | NOTE | R |

Note: Writing a logic 0 clears SBSW.


Figure 7-2. SIM I/O Register Summary

### 7.3 SIM Bus Clock Control and Generation

The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The system clocks are generated from an incoming clock, OSCOUT, as shown in Figure 7-3.


Figure 7-3. SIM Clock Signals

### 7.3.1 Bus Timing

In user mode, the internal bus frequency is the oscillator frequency (2OSCOUT) divided by four.

### 7.3.2 Clock Start-Up from POR

When the power-on reset module generates a reset, the clocks to the CPU and peripherals are inactive and held in an inactive phase until after the 4096 2OSCOUT cycle POR time-out has completed. The RST pin is driven low by the SIM during this entire period. The IBUS clocks start upon completion of the time-out.

### 7.3.3 Clocks in Stop Mode and Wait Mode

Upon exit from stop mode by an interrupt, break, or reset, the SIM allows 2OSCOUT to clock the SIM counter. The CPU and peripheral clocks do not become active until after the stop delay time-out. This time-out is selectable as 4096 or 32 2OSCOUT cycles. (See 7.7.2 Stop Mode.)

In wait mode, the CPU clocks are inactive. The SIM also produces two sets of clocks for other modules. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.

### 7.4 Reset and System Initialization

The MCU has these reset sources:

- Power-on reset module (POR)
- External reset pin ( $\overline{\mathrm{RST}})$
- Computer operating properly module (COP)
- Low-voltage inhibit module (LVI)
- Illegal opcode
- Illegal address

All of these resets produce the vector \$FFFE-FFFF (\$FEFE-FEFF in Monitor mode) and assert the internal reset signal (IRST). IRST causes all registers to be returned to their default values and all modules to be returned to their reset states.

An internal reset clears the SIM counter (see 7.5 SIM Counter), but an external reset does not. Each of the resets sets a corresponding bit in the reset status register (RSR). (See 7.8 SIM Registers.)

### 7.4.1 External Pin Reset

The RST pin circuits include an internal pull-up device. Pulling the asynchronous $\overline{\operatorname{RST}}$ pin low halts all processing. The PIN bit of the reset status register (RSR) is set as long as $\overline{\mathrm{RST}}$ is held low for a minimum of 67 2OSCCLK cycles, assuming that the POR was not the source of the reset. See Table 7-2 for details. Figure 7-4 shows the relative timing.

Table 7-2. PIN Bit Set Timing

| Reset Type | Number of Cycles Required to Set PIN |
| :---: | :---: |
| POR | $4163(4096+64+3)$ |
| All others | $67(64+3)$ |



Figure 7-4. External Reset Timing

### 7.4.2 Active Resets from Internal Sources

All internal reset sources actively pull the $\overline{\text { RST }}$ pin low for 32 2OSCOUT cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles (Figure 7-5). An internal reset can be caused by an illegal address, illegal opcode, COP time-out, or POR. (See Figure 7-6 . Sources of Internal Reset.) Note that for POR resets, the SIM cycles through 4096 2OSCOUT cycles during which the SIM forces the RST pin low. The internal reset signal then follows the sequence from the falling edge of $\overline{\mathrm{RST}}$ shown in Figure 7-5.


Figure 7-5. Internal Reset Timing

The COP reset is asynchronous to the bus clock.


Figure 7-6. Sources of Internal Reset

## System Integration Module (SIM)

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU.

### 7.4.2.1 Power-On Reset

When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate that power-on has occurred. The external reset pin ( $\overline{\mathrm{RST}}$ ) is held low while the SIM counter counts out 4096 2OSCOUT cycles. Sixty-four 2OSCOUT cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur.

At power-on, the following events occur:

- A POR pulse is generated.
- The internal reset signal is asserted.
- The SIM enables the oscillator to drive 2OSCOUT.
- Internal clocks to the CPU and modules are held inactive for 4096 2OSCOUT cycles to allow stabilization of the oscillator.
- The RST pin is driven low during the oscillator stabilization time.
- The POR bit of the reset status register (RSR) is set and all other bits in the register are cleared.


Figure 7-7. POR Recovery

### 7.4.2.2 Computer Operating Properly (COP) Reset

An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an internal reset and sets the COP bit in the reset status register (RSR). The SIM actively pulls down the RST pin for all internal reset sources.

To prevent a COP module time-out, write any value to location \$FFFF. Writing to location \$FFFF clears the COP counter and stages 12 through 5 of the SIM counter. The SIM counter output, which occurs at least every $\left(2^{12}-2^{4}\right)$ 2OSCOUT cycles, drives the COP counter. The COP should be serviced as soon as possible out of reset to guarantee the maximum amount of time before the first time-out.

The COP module is disabled if the RST pin or the IRQ1 pin is held at $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ while the MCU is in monitor mode. The COP module can be disabled only through combinational logic conditioned with the high voltage signal on the $\overline{\mathrm{RST}}$ or the $\overline{\mathrm{IRQ1}}$ pin. This prevents the COP from becoming disabled as a result of external noise. During a break state, $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ on the RST pin disables the COP module.

### 7.4.2.3 Illegal Opcode Reset

The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP bit in the reset status register (RSR) and causes a reset.

If the stop enable bit, STOP, in the mask option register is logic zero, the SIM treats the STOP instruction as an illegal opcode and causes an illegal opcode reset. The SIM actively pulls down the $\overline{\text { RST }}$ pin for all internal reset sources.
7.4.2.4 Illegal Address Reset

An opcode fetch from an unmapped address generates an illegal address reset. The SIM verifies that the CPU is fetching an opcode prior to asserting the ILAD bit in the reset status register (RSR) and resetting the MCU. A data fetch from an unmapped address does not generate a reset. The SIM actively pulls down the $\overline{\text { RST }}$ pin for all internal reset sources.

The low-voltage inhibit module (LVI) asserts its output to the SIM when the $\mathrm{V}_{\mathrm{DD}}$ voltage falls to the LVI trip voltage $\mathrm{V}_{\text {TRIP. }}$. The LVI bit in the SIM reset status register (SRSR) is set, and the external reset pin (RSTB) is held low while the SIM counter counts out 4096 2OSCCLK cycles. Sixtyfour 2OSCOUT cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur. The SIM actively pulls down the (RSTB) pin for all internal reset sources.

### 7.5 SIM Counter

The SIM counter is used by the power-on reset module (POR) and in stop mode recovery to allow the oscillator time to stabilize before enabling the internal bus (IBUS) clocks. The SIM counter also serves as a prescaler for the computer operating properly module (COP). The SIM counter uses 12 stages for counting, followed by a 13th stage that triggers a reset of SIM counters and supplies the clock for the COP module. The SIM counter is clocked by the falling edge of 2OSCOUT.

### 7.5.1 SIM Counter During Power-On Reset

The power-on reset module (POR) detects power applied to the MCU. At power-on, the POR circuit asserts the signal PORRST. Once the SIM is initialized, it enables the oscillator to drive the bus clock state machine.

### 7.5.2 SIM Counter During Stop Mode Recovery

The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt, break, or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the mask option register. If the SSREC bit is a logic one, then the stop recovery is reduced from the normal delay of 4096 2OSCOUT cycles down to 32 2OSCOUT cycles. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared in the configuration register (CONFIG).

### 7.5.3 SIM Counter and Reset States

External reset has no effect on the SIM counter. (See 7.7.2 Stop Mode for details.) The SIM counter is free-running after all reset states. (See 7.4.2 Active Resets from Internal Sources for counter control and internal reset recovery sequences.)

### 7.6 Exception Control

Normal, sequential program execution can be changed in three different ways:

- Interrupts
- Maskable hardware CPU interrupts
- Non-maskable software interrupt instruction (SWI)
- Reset
- Break interrupts


### 7.6.1 Interrupts

An interrupt temporarily changes the sequence of program execution to respond to a particular event. Figure 7-8 flow charts the handling of system interrupts.

Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared).


Figure 7-8. Interrupt Processing

At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 7-9 shows interrupt entry timing. Figure 7-10 shows interrupt recovery timing.


Figure 7-9. Interrupt Entry


Figure 7-10. Interrupt Recovery

### 7.6.1.1 Hardware Interrupts

A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after completion of the current instruction. When the current instruction is complete, the SIM checks all pending hardware interrupts. If interrupts are not masked (I bit clear in the condition code register), and if the corresponding interrupt enable bit is

## System Integration Module (SIM)

set, the SIM proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt is serviced first. Figure 7-11 demonstrates what happens when two interrupts are pending. If an interrupt is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the LDA instruction is executed.


Figure 7-11. Interrupt Recognition Example

The LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation.

NOTE: To maintain compatibility with the M6805 Family, the $H$ register is not pushed on the stack during interrupt entry. If the interrupt service routine modifies the $H$ register or uses the indexed addressing mode, software should save the $H$ register and then restore it prior to exiting the routine.

### 7.6.1.2 SWI Instruction

The SWI instruction is a non-maskable instruction that causes an interrupt regardless of the state of the interrupt mask (I bit) in the condition code register.

NOTE: A software interrupt pushes PC onto the stack. A software interrupt does not push PC-1, as a hardware interrupt does.

### 7.6.2 Interrupt Status Registers

The flags in the interrupt status registers identify maskable interrupt sources. Table $7-3$ summarizes the interrupt sources and the interrupt status register flags that they set. The interrupt status registers can be useful for debugging.

Table 7-3. Interrupt Sources

| Priority | Source | Flag | Mask ${ }^{1}$ | INT Register Flag | Vector Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Highest $A$ | Reset | - | - | - | \$FFFE-\$FFFF |
|  | SWI Instruction | - | - | - | \$FFFC-\$FFFD |
|  | $\overline{\mathrm{IRQ1}}$ Pin | IRQF1 | IMASK1 | IF1 | \$FFFA-\$FFFB |
|  | Timer Channel 0 Interrupt | CHOF | CHOIE | IF3 | \$FFF6-\$FFF7 |
|  | Timer Channel 1 Interrupt | CH1F | CH1IE | IF4 | \$FFF4-\$FFF5 |
|  | Timer Overflow Interrupt | TOF | TOIE | IF5 | \$FFF2-\$FFF3 |
|  | Keyboard Interrupt | KEYF | IMASKK | IF14 | \$FFE0-\$FFE1 |
| Lowest | ADC Conversion Complete Interrupt | COCO | AIEN | IF15 | \$FFDE-\$FFDF |

Note:

1. The I bit in the condition code register is a global mask for all interrupts sources except the SWI instruction.

## System Integration Module (SIM)

### 7.6.2.1 Interrupt Status Register 1

Address: \$FE04


Figure 7-12. Interrupt Status Register 1 (INT1)

IF1, IF3 to IF5 - Interrupt Flags
These flags indicate the presence of interrupt requests from the sources shown in Table 7-3.

1 = Interrupt request present
$0=$ No interrupt request present
Bit 0, 1, 3 and 7 - Always read 0
7.6.2.2 Interrupt Status Register 2

Address: \$FE05

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | IF14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write: | R | R | R | R | R | R | R | R |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | R | = Reserved |  |  |  |  |  |  |

Figure 7-13. Interrupt Status Register 2 (INT2)

IF14 - Interrupt Flags
This flag indicates the presence of interrupt requests from the sources shown in Table 7-3.
$1=$ Interrupt request present
$0=$ No interrupt request present
Bit 0 to 6 - Always read 0

### 7.6.2.3 Interrupt Status Register 3

Address: \$FE06

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| Write: | R | R | R | R | R | R | R | R |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | R | = Reserved |  |  |  |  |  |  |

Figure 7-14. Interrupt Status Register 3 (INT3)
IF15 - Interrupt Flags
These flags indicate the presence of interrupt requests from the sources shown in Table 7-3.
$1=$ Interrupt request present
$0=$ No interrupt request present
Bit 1 to 7 - Always read 0

### 7.6.3 Reset

All reset sources always have equal and highest priority and cannot be arbitrated.

### 7.6.4 Break Interrupts

The break module can stop normal program flow at a softwareprogrammable break point by asserting its break interrupt output. (See Section 17. Break Module (BREAK).) The SIM puts the CPU into the break state by forcing it to the SWI vector location. Refer to the break interrupt subsection of each module to see how each module is affected by the break state.

### 7.6.5 Stałus Flag Protection in Break Mode

The SIM controls whether status flags contained in other modules can be cleared during break mode. The user can select whether flags are
protected from being cleared by properly initializing the break clear flag enable bit (BCFE) in the break flag control register (BFCR).

Protecting flags in break mode ensures that set flags will not be cleared while in break mode. This protection allows registers to be freely read and written during break mode without losing status flag information.

Setting the BCFE bit enables the clearing mechanisms. Once cleared in break mode, a flag remains cleared even when break mode is exited. Status flags with a two-step clearing mechanism - for example, a read of one register followed by the read or write of another - are protected, even when the first step is accomplished prior to entering break mode. Upon leaving break mode, execution of the second step will clear the flag as normal.

### 7.7 Low-Power Modes

Executing the WAIT or STOP instruction puts the MCU in a low-powerconsumption mode for standby situations. The SIM holds the CPU in a non-clocked state. The operation of each of these modes is described below. Both STOP and WAIT clear the interrupt mask (I) in the condition code register, allowing interrupts to occur.

### 7.7.1 Wait Mode

In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure $\mathbf{7 - 1 5}$ shows the timing for wait mode entry.

A module that is active during wait mode can wake up the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. In wait mode, the CPU clocks are inactive. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.

Wait mode can also be exited by a reset or break. A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the break
status register (BSR). If the COP disable bit, COPD, in the mask option register is logic zero, then the computer operating properly module (COP) is enabled and remains active in wait mode.


NOTE: Previous data can be operand data or the WAIT opcode, depending on the last instruction.

Figure 7-15. Wait Mode Entry Timing

Figure 7-16 and Figure 7-17 show the timing for WAIT recovery.

EXITSTOPWAIT $\qquad$
NOTE: EXITSTOPWAIT = $\overline{\mathrm{RST}}$ pin OR CPU interrupt OR break interrupt

Figure 7-16. Wait Recovery from Interrupt or Break


Figure 7-17. Wait Recovery from Internal Reset

## System Integration Module (SIM)

### 7.7.2 Stop Mode

In stop mode, the SIM counter is reset and the system clocks are disabled. An interrupt request from a module can cause an exit from stop mode. Stacking for interrupts begins after the selected stop recovery time has elapsed. Reset or break also causes an exit from stop mode.

The SIM disables the oscillator signals (OSCOUT and 2OSCOUT) in stop mode, stopping the CPU and peripherals. Stop recovery time is selectable using the SSREC bit in the configuration register (CONFIG). If SSREC is set, stop recovery is reduced from the normal delay of 4096 2OSCOUT cycles down to 32. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode.

NOTE: External crystal applications should use the full stop recovery time by clearing the SSREC bit.

A break interrupt during stop mode sets the SIM break stop/wait bit (SBSW) in the break status register (BSR).

The SIM counter is held in reset from the execution of the STOP instruction until the beginning of stop recovery. It is then used to time the recovery period. Figure $\mathbf{7 - 1 8}$ shows stop mode entry timing.

NOTE: To minimize stop current, all pins configured as inputs should be driven to a logic 1 or logic 0 .


NOTE: Previous data can be operand data or the STOP opcode, depending on the last instruction.

Figure 7-18. Stop Mode Entry Timing


Figure 7-19. Stop Mode Recovery from Interrupt or Break

### 7.8 SIM Registers

The SIM has three memory mapped registers. Table 7-4 shows the mapping of these registers.

Table 7-4. SIM Registers

| Address | Register | Access Mode |
| :---: | :---: | :---: |
| $\$ F E 00$ | BSR | User |
| $\$ F E 01$ | RSR | User |
| $\$ F E 03$ | BFCR | User |

### 7.8.1 Break Status Register (BSR)

The break status register contains a flag to indicate that a break caused an exit from stop or wait mode.

Address: \$FE00


Figure 7-20. Break Status Register (BSR)

## System Integration Module (SIM)

## SBSW — SIM Break Stop/Wait

This status bit is useful in applications requiring a return to wait or stop mode after exiting from a break interrupt. Clear SBSW by writing a logic zero to it. Reset clears SBSW.

1 = Stop mode or wait mode was exited by break interrupt
0 = Stop mode or wait mode was not exited by break interrupt
SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it. The following code is an example of this. Writing zero to the SBSW bit clears it.

```
; This code works if the H register has been pushed onto the stack in the break
; service routine software. This code should be executed at the end of the
; break service routine software.
\begin{tabular}{lll} 
HIBYTE & EQU & 5 \\
LOBYTE & EQU & 6
\end{tabular}
    If not SBSW, do RTI
    BRCLR SBSW,BSR, RETURN ; See if wait mode or stop mode was exited
                                    ; by break.
    TST LOBYTE,SP ; If RETURNLO is not zero,
    BNE DOLO ; then just decrement low byte.
    DEC HIBYTE,SP ; Else deal with high byte, too.
DOLO DEC LOBYTE,SP ; Point to WAIT/STOP opcode.
RETURN PULH ; Restore H register.
    RTI
```


### 7.8.2 Reset Status Register (RSR)

This register contains six flags that show the source of the last reset. Clear the SIM reset status register by reading it. A power-on reset sets the POR bit and clears all other bits in the register.

Address: \$FE01

| Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| Write: |  |  |  |  |  |  |  |  |
| POR: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | Unim | nted |  |  |  |  |  |

Figure 7-21. Reset Status Register (RSR)

POR — Power-On Reset Bit
1 = Last reset caused by POR circuit
$0=$ Read of SRSR
PIN - External Reset Bit
1 = Last reset caused by external reset pin ( $\overline{\mathrm{RST}}$ )
$0=$ POR or read of SRSR
COP - Computer Operating Properly Reset Bit
1 = Last reset caused by COP counter
$0=$ POR or read of SRSR
ILOP — Illegal Opcode Reset Bit
1 = Last reset caused by an illegal opcode
$0=$ POR or read of SRSR
ILAD - Illegal Address Reset Bit (opcode fetches only)
1 = Last reset caused by an opcode fetch from an illegal address $0=$ POR or read of SRSR

MODRST - Monitor Mode Entry Module Reset bit
1 = Last reset caused by monitor mode entry when vector locations
\$FFFE and \$FFFF are $\$ 00$ after POR while IRQB = VDD
$0=$ POR or read of SRSR
LVI — Low Voltage Inhibit Reset bit
1 = Last reset caused by LVI circuit
$0=$ POR or read of SRSR

## System Integration Module (SIM)

### 7.8.3 Break Flag Control Register (BFCR)

The break control register contains a bit that enables software to clear status bits while the MCU is in a break state.

Address: \$FE03

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: <br> Write: | BCFE | R | R | R | R | R | R | R |
| Reset: | 0 |  |  |  |  |  |  |  |
|  | R | = Reserved |  |  |  |  |  |  |

Figure 7-22. Break Flag Control Register (BFCR)

## BCFE - Break Clear Flag Enable Bit

This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

1 = Status bits clearable during break
$0=$ Status bits not clearable during break

## Technical Data - MC68H(R)C908JL3

## Section 8. Oscillator (OSC)

### 8.1 Contents

8.2 Introduction ..... 95
8.3 X-tal Oscillator (MC68HC908xxx) ..... 96
8.4 RC Oscillator (MC68HRC908xxx) ..... 97
8.5 I/O Signals ..... 98
8.5.1 Crystal Amplifier Input Pin (OSC1) ..... 98
8.5.2 Crystal Amplifier Output Pin (OSC2/PTA6/RCCLK). ..... 98
8.5.3 Oscillator Enable Signal (SIMOSCEN) ..... 98
8.5.4 X-tal Oscillator Clock (XTALCLK). ..... 98
8.5.5 RC Oscillator Clock (RCCLK). ..... 99
8.5.6 Oscillator Out 2 (2OSCOUT) ..... 99
8.5.7 Oscillator Out (OSCOUT) ..... 99
8.6 Low Power Modes ..... 99
8.6.1 Wait Mode ..... 99
8.6.2 Stop Mode ..... 99
8.7 Oscillator During Break Mode ..... 100

### 8.2 Introduction

The oscillator module provides the reference clock for the MCU system and bus. Two types of oscillator modules are available:

- MC68HC908xxx— built-in oscillator module (X-tal oscillator) that requires an external crystal or ceramic-resonator. This option also allows an external clock that can be driven directly into OSC1.
- MC68HRC908xxx — built-in oscillator module (RC oscillator) that requires an external $R C$ connection only.


### 8.3 X-tal Oscillator (MC68HC908xxx)

The X-tal oscillator circuit is designed for use with an external crystal or ceramic resonator to provide accurate clock source.

In its typical configuration, the X-tal oscillator is connected in a Pierce oscillator configuration, as shown in Figure 8-1. This figure shows only the logical representation of the internal components and may not represent actual circuitry. The oscillator configuration uses five components:

- Crystal, $\mathrm{X}_{1}$
- Fixed capacitor, $\mathrm{C}_{1}$
- Tuning capacitor, $\mathrm{C}_{2}$ (can also be a fixed capacitor)
- Feedback resistor, $\mathrm{R}_{\mathrm{B}}$
- Series resistor, $\mathrm{R}_{\mathrm{S}}$ (optional)


Figure 8-1. X-tal Oscillator External Connections

The series resistor $\left(R_{S}\right)$ is included in the diagram to follow strict Pierce oscillator guidelines and may not be required for all ranges of operation, especially with high frequency crystals. Refer to the crystal manufacturer's data for more information.

### 8.4 RC Oscillator (MC68HRC908xxx)

The RC oscillator circuit is designed for use with external $R$ and $C$ to provide a clock source with tolerance less than 10\%.

In its typical configuration, the RC oscillator requires two external components, one R and one C . Component values should have a tolerance of $1 \%$ or less, to obtain a clock source with less than $10 \%$ tolerance. The oscillator configuration uses two components:

- $\mathrm{C}_{\mathrm{EXT}}$
- $R_{E X T}$


Figure 8-2. RC Oscillator External Connections

### 8.5 I/O Signals

The following paragraphs describe the oscillator I/O signals.

### 8.5.1 Crystal Amplifier Input Pin (OSCI)

OSC1 pin is an input to the crystal oscillator amplifier or the input to the RC oscillator circuit.

### 8.5.2 Crystal Amplifier Output Pin (OSC2/PTA6/RCCLK)

For the X -tal oscillator device, OSC2 pin is the output of the crystal oscillator inverting amplifier.

For the RC oscillator device, OSC2 pin can be configured as a general purpose I/O pin PTA6, or the output of the internal RC oscillator clock, RCCLK.

| Option | OSC2 pin function |
| :---: | :---: |
| X-tal oscillator | Inverting OSC1 |
| RC oscillator | Controlled by PTAEN bit in PTAPUER (\$0D) <br> PTA6EN $=0:$ RCCLK output <br> PTA6EN $=1:$ PTA6 I/O |

### 8.5.3 Oscillator Enable Signal (SIMOSCEN)

The SIMOSCEN signal comes from the system integration module (SIM) and enables/disables the X-tal oscillator circuit or the RC-oscillator.

### 8.5.4 X-łal Oscillator Clock (XTALCLK)

XTALCLK is the X -tal oscillator output signal. It runs at the full speed of the crystal ( $\mathrm{f}_{\mathrm{XCLK}}$ ) and comes directly from the crystal oscillator circuit. Figure $8-1$ shows only the logical relation of XTALCLK to OSC1 and OSC2 and may not represent the actual circuitry. The duty cycle of XTALCLK is unknown and may depend on the crystal and other external factors. Also, the frequency and amplitude of XTALCLK can be unstable at start-up.

### 8.5.5 RC Oscillator Clock (RCCLK)

RCCLK is the RC oscillator output signal. Its frequency is directly proportional to the time constant of the external $R$ and $C$. Figure 8-2 shows only the logical relation of RCCLK to OSC1 and may not represent the actual circuitry.

### 8.5.6 Oscillator Out 2 (2OSCOUT)

2OSCOUT is same as the input clock (XTALCLK or RCCLK). This signal is driven to the SIM module and is used to determine the COP cycles.

### 8.5.7 Oscillator Out (OSCOUT)

The frequency of this signal is equal to half of the 2OSCOUT, this signal is driven to the SIM for generation of the bus clocks used by the CPU and other modules on the MCU. OSCOUT will be divided again in the SIM and results in the internal bus frequency being one fourth of the XTALCLK or RCCLK frequency.

### 8.6 Low Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

### 8.6.1 Wait Mode

The WAIT instruction has no effect on the oscillator logic. OSCOUT and 2OSCOUT continues to drive to the SIM module.

### 8.6.2 Stop Mode

The STOP instruction disables the XTALCLK or the RCCLK output, hence OSCOUT and 2OSCOUT.

## Oscillator (OSC)

### 8.7 Oscillator During Break Mode

The oscillator continues to drive OSCOUT and 2OSCOUT when the device enters the break state.

## Technical Data — MC68H(R)C908JL3

## Section 9. Monitor ROM (MON)

### 9.1 Contents

### 9.2 Introduction

This section describes the monitor ROM (MON) and the monitor mode entry methods. The monitor ROM allows complete testing of the MCU through a single-wire interface with a host computer. This mode is also used for programming and erasing of FLASH memory in the MCU. Monitor mode entry can be achieved without use of the higher test voltage, $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$, as long as vector addresses \$FFFE and \$FFFF are blank, thus reducing the hardware requirements for in-circuit programming.

### 9.3 Features

Features of the monitor ROM include the following:

- Normal user-mode pin functionality
- One pin dedicated to serial communication between monitor ROM and host computer
- Standard mark/space non-return-to-zero (NRZ) communication with host computer
- Execution of code in RAM or FLASH
- FLASH memory security feature ${ }^{1}$
- FLASH memory programming interface
- 960 bytes monitor ROM code size
- Monitor mode entry without high voltage, $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{H}}$, if reset vector is blank (\$FFFE and \$FFFF contain \$FF)
- Standard monitor mode entry if high voltage, $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$, is applied to $\overline{\mathrm{RQ} 1}$


### 9.4 Functional Description

The monitor ROM receives and executes commands from a host computer. Figure 9-1 shows a example circuit used to enter monitor mode and communicate with a host computer via a standard RS-232 interface.

Simple monitor commands can access any memory address. In monitor mode, the MCU can execute host-computer code in RAM while most MCU pins retain normal operating mode functions. All communication between the host computer and the MCU is through the PTBO pin. A level-shifting and multiplexing interface is required between PTBO and the host computer. PTBO is used in a wired-OR configuration and requires a pull-up resistor.

[^2]

Figure 9-1. Monitor Mode Circuit

### 9.4.1 Entering Monitor Mode

Table $9-1$ shows the pin conditions for entering monitor mode. As specified in the table, monitor mode may be entered after a POR and will allow communication at 9600 baud provided one of the following sets of conditions is met:

1. If $\overline{\mathrm{RQ1}}=\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ :

- External clock on OSC1 is 4.9125 MHz
- PTB3 = low

2. If $\overline{\mathrm{RQ1}}=\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ :

- External clock on OSC1 is 9.8304 MHz
- PTB3 = high

3. If $\$$ FFFE $\& \$ F F F F$ is blank (contains $\$ F F$ ):

- The oscillator clock is 9.8304 MHz (X-tal or RC )
$-\overline{\mathrm{RQ1}}=\mathrm{V}_{\mathrm{DD}}$
Table 9-1. Monitor Mode Entry Requirements and Options

| $\begin{aligned} & \overline{\mathrm{O}} \\ & \underline{y} \end{aligned}$ |  | $\begin{aligned} & \text { m } \\ & \mathbf{p} \\ & \hline \end{aligned}$ | ~ | $\stackrel{\overline{\mathbf{m}}}{\mathbf{a}}$ | 邑 | Clock Source and Frequency | Bus Frequency | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | X | 0 | 0 | 1 | 1 | $\begin{gathered} \text { OSC1 at } \\ 4.9152 \mathrm{MHz} \end{gathered}$ | 2.4576 MHz | Bypasses X-tal or RC oscillator; external clock driven directly into OSC1. 9600 baud communication on PTB0. COP disabled. |
| $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | X | 1 | 0 | 1 | 1 | $\begin{aligned} & \text { OSC1 at } \\ & 9.8304 \mathrm{MHz} \end{aligned}$ | 2.4576 MHz |  |
| $V_{\text {DD }}$ | BLANK (contain \$FF) | X | X | X | 1 | X-tal or RC oscillator at 9.8304 MHz | 2.4576 MHz | Low-voltage entry to monitor mode. 9600 baud communication on PTB0. COP disabled. |
| $V_{D D}$ | NOT BLANK | X | X | X | X | X-tal or RC oscillator at desired frequency | $\begin{gathered} \text { XTALCLK } \div 4 \\ \text { or } \\ \text { RCCLK } \div 4 \end{gathered}$ | Enters User mode. If $\$$ FFFE and $\$$ FFFF is blank, MCU will encounter an illegal address reset. |
| Notes: <br> 1. PTB3 $=0$ : Bypasses the divide-by-two prescaler to SIM when using $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ for monitor mode entry. <br> The OSC1 clock must be $50 \%$ duty cycle for this condition. <br> 2. XTALCLK is the X-tal oscillator output, for MC68HC908xxx. See Figure 8-1. <br> 4. RCCLK is the RC oscillator output, for MC68HRC908xxx. See Figure 8-2. <br> 5. See Table 18-4 for $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ voltage level requirements. |  |  |  |  |  |  |  |  |

If $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ is applied to $\overline{\mathrm{RQ} 1}$ and PTB3 is low upon monitor mode entry (Table 9-1 condition set 1 ), the bus frequency is a divide-by-two of the external clock input to OSC1. If PTB3 is high with $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ applied to IRQ1 upon monitor mode entry (Table 9-1 condition set 2 ), the bus frequency is a divide-by-four of the external clock input to OSC1. Holding the PTB3 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator only if $V_{D D}+V_{H I}$ is applied to $\overline{I R Q 1}$. In this event, the OSCOUT frequency is equal to the 2OSCOUT frequency, and OSC1 input directly generates internal bus clocks. In this case, the OSC1 signal must have a $50 \%$ duty cycle at maximum bus frequency.

Entering monitor mode with $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ on $\overline{\mathrm{RQ} 1}$, the COP is disabled as long as $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ is applied to either the $\overline{\mathrm{RQ} 1}$ or the $\overline{\mathrm{RST}}$. (See Section 7. System Integration Module (SIM) for more information on modes of operation.)

If entering monitor mode without high voltage on $\overline{\mathrm{RQ} 1}$ and reset vector being blank (\$FFFE and \$FFFF) (Table 9-1 condition set 3, where applied voltage is $\mathrm{V}_{\mathrm{DD}}$ ), then all port B pin requirements and conditions, including the PTB3 frequency divisor selection, are not in effect. This is to reduce circuit requirements when performing in-circuit programming.

Entering monitor mode with the reset vector being blank, the COP is always disabled regardless of the state of $\overline{\mathrm{RQ1}}$ or the $\overline{\mathrm{RST}}$.

Figure 9-2. shows a simplified diagram of the monitor mode entry when the reset vector is blank and $\overline{\mathrm{RQ} 1}=\mathrm{V}_{\mathrm{DD}}$. An oscillator frequency (XTALCLK or RCCCLK) of 9.8304 MHz is required for a baud rate of 9600.


Figure 9-2. Low-Voltage Monitor Mode Entry Flowchart

Enter monitor mode with the pin configuration shown above by pulling $\overline{\mathrm{RST}}$ low and then high. The rising edge of $\overline{\mathrm{RST}}$ latches monitor mode. Once monitor mode is latched, the values on the specified pins can change.

Once out of reset, the MCU waits for the host to send eight security bytes. (See 9.5 Security.) After the security bytes, the MCU sends a break signal ( 10 consecutive logic zeros) to the host, indicating that it is ready to receive a command. The break signal also provides a timing reference to allow the host to determine the necessary baud rate.

In monitor mode, the MCU uses different vectors for reset, SWI, and break interrupt. The alternate vectors are in the \$FE page instead of the $\$ F F$ page and allow code execution from the internal monitor firmware instead of user code.

Table 9-2 is a summary of the vector differences between user mode and monitor mode.

Table 9-2. Monitor Mode Vector Differences

|  | Functions |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Modes | cOP | Reset <br> Vector <br> High | Reset <br> Vector <br> Low | Break <br> Vector <br> High | Break <br> Vector <br> Low | SWI <br> Vector <br> High | SWI <br> Vector <br> Low |  |
| User | Enabled | \$FFFE | \$FFFF | \$FFFC | \$FFFD | \$FFFC | \$FFFD |  |
| Monitor | Disabled $^{(1)}$ | \$FEFE | \$FEFF | \$FEFC | \$FEFD | \$FEFC | \$FEFD |  |

Notes:

1. If the high voltage $\left(\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}\right)$ is removed from the $\overline{\mathrm{IRQ1}}$ pin or the $\overline{\mathrm{RST}}$ pin, the SIM asserts its COP enable output. The COP is a mask option enabled or disabled by the COPD bit in the configuration register.

When the host computer has completed downloading code into the MCU RAM, the host then sends a RUN command, which executes an RTI, which sends control to the address on the stack pointer.

### 9.4.2 Baud Rate

The communication baud rate is dependant on oscillator frequency. The state of PTB3 also affects baud rate if entry to monitor mode is by $\overline{\text { IRQ1 }}=$ $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$. When PTB3 is high, the divide by ratio is 1024. If the PTB3 pin is at logic zero upon entry into monitor mode, the divide by ratio is 512.

Table 9-3. Monitor Baud Rate Selection

| Monitor Mode <br> Entry By: | Input Clock <br> Frequency | PTB3 | Baud Rate |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{IRQ1}}=\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | 4.9152 MHz | 0 | 9600 bps |
|  | 9.8304 MHz | 1 | 9600 bps |
|  | 4.9152 MHz | 1 | 4800 bps |
| Blank reset vector, <br> $\overline{\mathrm{IRQ1}}=\mathrm{V}_{\mathrm{DD}}$ | 9.8304 MHz | X | 9600 bps |
|  | 4.9152 MHz | X | 4800 bps |

## Monitor ROM (MON)

### 9.4.3 Data Format

Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format. (See Figure 9-3 and Figure 9-4.)


Figure 9-3. Monitor Data Format


Figure 9-4. Sample Monitor Waveforms
The data transmit and receive rate can be anywhere from 4800 baud to 28.8 k -baud. Transmit and receive baud rates must be identical.

### 9.4.4 Echoing

As shown in Figure 9-5, the monitor ROM immediately echoes each received byte back to the PTB0 pin for error checking.


Figure 9-5. Read Transaction
Any result of a command appears after the echo of the last byte of the command.

### 9.4.5 Break Signal

A start bit followed by nine low bits is a break signal. (See Figure 9-6.) When the monitor receives a break signal, it drives the PTB0 pin high for the duration of two bits before echoing the break signal.


Figure 9-6. Break Transaction

### 9.4.6 Commands

The monitor ROM uses the following commands:

- READ (read memory)
- WRITE (write memory)
- IREAD (indexed read)
- IWRITE (indexed write)
- READSP (read stack pointer)
- RUN (run user program)


## Monitor ROM (MON)

Table 9-4. READ (Read Memory) Command

| Description | Read byte from memory |
| :--- | :--- | :--- |
| Operand | Specifies 2-byte address in high byte:low byte order |
| Data Returned | Returns contents of specified address |
| Opcode | $\$ 4 \mathrm{~A}$ |
| Command Sequence <br> SENT TO |  |
| ECHO |  |

Table 9-5. WRITE (Write Memory) Command

| Description | Write byte to memory |
| :--- | :--- | :--- | :--- |
| Operand | Specifies 2-byte address in high byte:low byte order; low byte followed by data byte |
| Data Returned | None |
| Opcode | $\$ 49$ |
| Command Sequence |  |
| SENT TO |  |
| MONITOR |  |
| ECHO |  |

Table 9-6. IREAD (Indexed Read) Command

| Description | Read next 2 bytes in memory from last address accessed |  |  |
| :---: | :---: | :---: | :---: |
| Operand | Specifies 2-byte address in high byte:low byte order |  |  |
| Data Returned | Returns contents of next two addresses |  |  |
| Opcode | \$1A |  |  |
| Command Sequence |  |  |  |

Table 9-7. IWRITE (Indexed Write) Command


NOTE: A sequence of IREAD or IWRITE commands can sequentially access a block of memory over the full 64-Kbyte memory map.

## Monitor ROM (MON)

Table 9-8. READSP (Read Stack Pointer) Command

| Description | Reads stack pointer |
| :--- | :--- |
| Operand | None |
| Data Returned | Returns stack pointer in high byte:low byte order |
| Opcode | $\$ 0 \mathrm{C}$ |
| Command Sequence |  |
| SENT TO |  |
| MONITOR |  |
| ECHO |  |

Table 9-9. RUN (Run User Program) Command

| Description | Executes RTI instruction |
| :--- | :--- |
| Operand | None |
| Data Returned | None |
| Opcode | $\$ 28$ |
| Command Sequence |  |
| SENT TO |  |
| MONITOR |  |
| ECHO |  |

### 9.5 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6-\$FFFD. Locations \$FFF6-\$FFFD contain userdefined data.

NOTE: Do not leave locations \$FFF6-\$FFFD blank. For security reasons, program locations \$FFF6-\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTB0. If the received bytes match those at locations \$FFF6-\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. (See Figure 9-7.)


Figure 9-7. Monitor Mode Entry Timing

## Monitor ROM (MON)

Upon power-on reset, if the received bytes of the security code do not match the data at locations \$FFF6-\$FFFD, the host fails to bypass the security feature. The MCU remains in monitor mode, but reading a FLASH location returns an invalid value and trying to execute code from FLASH causes an illegal address reset. After receiving the eight security bytes from the host, the MCU transmits a break character, signifying that it is ready to receive a command.

NOTE: The MCU does not transmit a break character until after the host sends the eight security bytes.

To determine whether the security code entered is correct, check to see if bit 6 of RAM address $\$ 40$ is set. If it is, then the correct security code has been entered and FLASH can be accessed.

If the security sequence fails, the device should be reset by a power-on reset and brought up in monitor mode to attempt another entry. After failing the security sequence, the FLASH module can also be mass erased by executing an erase routine that was downloaded into internal RAM. The mass erase operation clears the security code locations so that all eight security bytes become \$FF (blank).

## Section 10. Timer Interface Module (TIM)

### 10.1 Contents

10.2 Introduction ..... 116
10.3 Features ..... 116
10.4 Pin Name Conventions ..... 116
10.5 Functional Description ..... 117
10.5.1 TIM Counter Prescaler ..... 119
10.5.2 Input Capture ..... 119
10.5.3 Output Compare ..... 119
10.5.3.1 Unbuffered Output Compare ..... 120
10.5.3.2 Buffered Output Compare ..... 120
10.5.4 Pulse Width Modulation (PWM) ..... 121
10.5.4.1 Unbuffered PWM Signal Generation ..... 122
10.5.4.2 Buffered PWM Signal Generation ..... 123
10.5.4.3 PWM Initialization ..... 124
10.6 Interrupts ..... 125
10.7 Wait Mode ..... 125
10.8 TIM During Break Interrupts ..... 126
10.9 I/O Signals ..... 126
10.10 I/O Registers ..... 127
10.10.1 TIM Status and Control Register (TSC) ..... 127
10.10.2 TIM Counter Registers (TCNTH:TCNTL) ..... 129
10.10.3 TIM Counter Modulo Registers (TMODH:TMODL) ..... 130
10.10.4 TIM Channel Status and Control Registers (TSCO:TSC1). ..... 131
10.10.5 TIM Channel Registers (TCHOH/L:TCH1H/L) ..... 135

## Timer Interface Module (TIM)

### 10.2 Introduction

This section describes the timer interface module (TIM2, Version B). The TIM is a two-channel timer that provides a timing reference with input capture, output compare, and pulse-width-modulation functions.
Figure $10-1$ is a block diagram of the TIM.

### 10.3 Features

Features of the TIM include the following:

- Two input capture/output compare channels
- Rising-edge, falling-edge, or any-edge input capture trigger
- Set, clear, or toggle output compare action
- Buffered and unbuffered pulse width modulation (PWM) signal generation
- Programmable TIM clock input with 7-frequency internal bus clock prescaler selection
- Free-running or modulo up-count operation
- Toggle any channel pin on overflow
- TIM counter stop and reset bits
- Modular architecture expandable to eight channels


### 10.4 Pin Name Conventions

The TIM share two I/O pins with two port D I/O pins. The full name of the TIM I/O pins are listed in Table 10-1. The generic pin name appear in the text that follows.

Table 10-1. Pin Name Conventions

| TIM Generic Pin Names: | TCH0 | TCH1 |
| :---: | :---: | :---: |
| Full TIM Pin Names: | PTD4/TCH0 | PTD5/TCH1 |

### 10.5 Functional Description

Figure 10-1 shows the structure of the TIM. The central component of the TIM is the 16 -bit TIM counter that can operate as a free-running counter or a modulo up-counter. The TIM counter provides the timing reference for the input capture and output compare functions. The TIM counter modulo registers, TMODH:TMODL, control the modulo value of the TIM counter. Software can read the TIM counter value at any time without affecting the counting sequence.

The two TIM channels are programmable independently as input capture or output compare channels.


Figure 10-1. TIM Block Diagram

## Timer Interface Module (TIM)

| Addr. | Register Name |  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0020 | TIM Status and Control Register (TSC) | Read: | TOF | TOIE | TSTOP | 0 | 0 | PS2 | PS1 | PSO |
|  |  | Write: | 0 |  |  | TRST |  |  |  |  |
|  |  | Reset: | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| \$0021 | TIM Counter Register High (TCNTH) | Read: | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |
|  |  | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0022 | TIM Counter Register Low (TCNTL) | Read: | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|  |  | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0023 | TIM Counter Modulo Register High (TMODH) | Reset: | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| \$0024 | TIM Counter Modulo Register Low (TMODL) | Read: <br> Write: | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|  |  | Reset: | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| \$0025 | TIM Channel 0 Status and Control Register (TSCO) | Read: | CHOF |  |  |  |  |  |  |  |
|  |  | Write: | 0 |  |  |  |  | ELSOA | TOVO | chomax |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0026 | TIM Channel 0 <br> Register High | Read: <br> Write | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |
|  |  | Reset: | Indeterminate after reset |  |  |  |  |  |  |  |
| \$0027 | TIM Channel 0 |  | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|  |  | Reset: | Indeterminate after reset |  |  |  |  |  |  |  |
| \$0028 | TIM Channel 1 Status and | Read: | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CHIMAX |
|  | Control Register | Write: | 0 |  |  |  |  |  |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10-2. TIM I/O Register Summary


Figure 10-2. TIM I/O Register Summary

### 10.5.1 TIM Counter Prescaler

The TIM clock source is one of the seven prescaler outputs. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIM status and control register (TSC) select the TIM clock source.

### 10.5.2 Input Capture

With the input capture function, the TIM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TIM latches the contents of the TIM counter into the TIM channel registers, $\mathrm{TCHxH}: \mathrm{TCHxL}$. The polarity of the active edge is programmable. Input captures can generate TIM CPU interrupt requests.

### 10.5.3 Output Compare

With the output compare function, the TIM can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIM can set, clear, or toggle the channel pin. Output compares can generate TIM CPU interrupt requests.

## Timer Interface Module (TIM)

### 10.5.3.1 Unbuffered Output Compare

Any output compare channel can generate unbuffered output compare pulses as described in 10.5.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIM overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the output compare value on channel $x$ :

- When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value.
- When changing to a larger output compare value, enable channel x TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current counter overflow period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same counter overflow period.


### 10.5.3.2 Buffered Output Compare

Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the TCHO pin. The TIM channel registers of the linked pair alternately control the output.

Setting the MSOB bit in TIM channel 0 status and control register (TSCO) links channel 0 and channel 1. The output compare value in the TIM

MC68H(R)C908JL3 - Rev. 1.1
channel 0 registers initially controls the output on the TCHO pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the output after the TIM overflows. At each subsequent overflow, the TIM channel registers (0 or 1) that control the output are the ones written to last. TSCO controls and monitors the buffered output compare function, and TIM channel 1 status and control register (TSC1) is unused. While the MSOB bit is set, the channel 1 pin, TCH1, is available as a general-purpose I/O pin.

NOTE: In buffered output compare operation, do not write new output compare values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered output compares.

### 10.5.4 Pulse Width Modulation (PWM)

By using the toggle-on-overflow feature with an output compare channel, the TIM can generate a PWM signal. The value in the TIM counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIM counter modulo registers. The time between overflows is the period of the PWM signal.

As Figure 10-3 shows, the output compare value in the TIM channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIM to clear the channel pin on output compare if the state of the PWM pulse is logic one. Program the TIM to set the pin if the state of the PWM pulse is logic zero.

## Timer Interface Module (TIM)



Figure 10-3. PWM Period and Pulse Width
The value in the TIM counter modulo registers and the selected prescaler output determines the frequency of the PWM output. The frequency of an 8 -bit PWM signal is variable in 256 increments. Writing \$OOFF (255) to the TIM counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is 000 (see 10.10.1 TIM Status and Control Register (TSC)).

The value in the TIM channel registers determines the pulse width of the PWM output. The pulse width of an 8 -bit PWM signal is variable in 256 increments. Writing $\$ 0080$ (128) to the TIM channel registers produces a duty cycle of $128 / 256$ or $50 \%$.

### 10.5.4.1 Unbuffered PWM Signal Generation

Any output compare channel can generate unbuffered PWM pulses as described in 10.5.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIM overflow interrupt routine to
write a new, smaller pulse width value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel $x$ :

- When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value.
- When changing to a longer pulse width, enable channel x TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period.

NOTE: In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0\% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value.

### 10.5.4.2 Buffered PWM Signal Generation

Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the TCH0 pin. The TIM channel registers of the linked pair alternately control the pulse width of the output.

Setting the MSOB bit in TIM channel 0 status and control register (TSCO) links channel 0 and channel 1. The TIM channel 0 registers initially control the pulse width on the TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIM channel registers (0 or 1) that control the pulse width are the ones written to last. TSC0 controls and monitors the buffered PWM function, and TIM channel 1 status and control register

## Timer Interface Module (TIM)

(TSC1) is unused. While the MSOB bit is set, the channel 1 pin, TCH1, is available as a general-purpose I/O pin.

NOTE: In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered PWM signals.

### 10.5.4.3 PWM Initialization

To ensure correct operation when generating unbuffered or buffered PWM signals, use the following initialization procedure:

1. In the TIM status and control register (TSC):
a. Stop the TIM counter by setting the TIM stop bit, TSTOP.
b. Reset the TIM counter by setting the TIM reset bit, TRST.
2. In the TIM counter modulo registers (TMODH:TMODL), write the value for the required PWM period.
3. In the TIM channel $x$ registers ( $\mathrm{TCH} \times \mathrm{H}: \mathrm{TCHxL}$ ), write the value for the required pulse width.
4. In TIM channel $x$ status and control register (TSCx):
a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB:MSxA. (See Table 10-3.)
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB:ELSxA. The output action on compare must force the output to the complement of the pulse width level. (See Table 10-3.)

NOTE: In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0\% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare can also cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value.
5. In the TIM status control register (TSC), clear the TIM stop bit, TSTOP.

Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIM channel 0 registers (TCHOH:TCHOL) initially control the buffered PWM output. TIM status control register 0 (TSCR0) controls and monitors the PWM signal from the linked channels. MSOB takes priority over MSOA.

Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIM overflows. Subsequent output compares try to force the output to a state it is already in and have no effect. The result is a $0 \%$ duty cycle output.

Setting the channel x maximum duty cycle bit (CHxMAX) and clearing the TOVx bit generates a $100 \%$ duty cycle output. (See 10.10.4 TIM Channel Status and Control Registers (TSC0:TSC1).)

### 10.6 Interrupts

The following TIM sources can generate interrupt requests:

- TIM overflow flag (TOF) - The TOF bit is set when the TIM counter value rolls over to $\$ 0000$ after matching the value in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE, enables TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM status and control register.
- TIM channel flags (CH1F:CH0F) - The CHxF bit is set when an input capture or output compare occurs on channel $x$. Channel $x$ TIM CPU interrupt requests are controlled by the channel $x$ interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests are enabled when $\mathrm{CHxIE}=1 . \mathrm{CHxF}$ and CHxIE are in the TIM channel x status and control register.


### 10.7 Wait Mode

The WAIT instruction puts the MCU in low-power-consumption standby mode.

The TIM remains active after the execution of a WAIT instruction. In wait mode the TIM registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait mode.

If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction.

### 10.8 TIM During Break Interrupts

A break interrupt stops the TIM counter.
The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 7.8.3 Break Flag Control Register (BFCR).)

To allow software to clear status bits during a break interrupt, write a logic one to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic zero to the BCFE bit. With BCFE at logic zero (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic zero. After the break, doing the second step clears the status bit.

### 10.9 I/O Signals

Port D shares two of its pins with the TIM. The two TIM channel I/O pins are PTD4/TCH0 and PTD5/TCH1.

Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. PTD4/TCH0 can be configured as a buffered output compare or buffered PWM pin.

### 10.10 I/O Registers

The following I/O registers control and monitor operation of the TIM:

- TIM status and control register (TSC)
- TIM control registers (TCNTH:TCNTL)
- TIM counter modulo registers (TMODH:TMODL)
- TIM channel status and control registers (TSC0 and TSC1)
- TIM channel registers (TCH0H:TCH0L and TCH1H:TCH1L)


### 10.10.1 TIM Status and Control Register (TSC)

The TIM status and control register does the following:

- Enables TIM overflow interrupts
- Flags TIM overflows
- Stops the TIM counter
- Resets the TIM counter
- Prescales the TIM counter clock

Address: \$0020

| Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TOF | TOIE | TSTOP | 0 | 0 | PS2 | PS1 | PS0 |
| Write: | 0 |  |  | TRST |  |  |  |  |
| Reset: | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
|  |  | = Unimplemented |  |  |  |  |  |  |

Figure 10-4. TIM Status and Control Register (TSC)

TOF - TIM Overflow Flag Bit
This read/write flag is set when the TIM counter resets to $\$ 0000$ after reaching the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a logic zero to TOF. If another TIM

## Timer Interface Module (TIM)

overflow occurs before the clearing sequence is complete, then writing logic zero to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic one to TOF has no effect.
$1=$ TIM counter has reached modulo value
$0=$ TIM counter has not reached modulo value
TOIE - TIM Overflow Interrupt Enable Bit
This read/write bit enables TIM overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit.

1 = TIM overflow interrupts enabled
$0=$ TIM overflow interrupts disabled
TSTOP — TIM Stop Bit
This read/write bit stops the TIM counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIM counter until software clears the TSTOP bit.

1 = TIM counter stopped
$0=$ TIM counter active
NOTE: Do not set the TSTOP bit before entering wait mode if the TIM is required to exit wait mode.

TRST — TIM Reset Bit
Setting this write-only bit resets the TIM counter and the TIM prescaler. Setting TRST has no effect on any other registers. Counting resumes from $\$ 0000$. TRST is cleared automatically after the TIM counter is reset and always reads as logic zero. Reset clears the TRST bit.

1 = Prescaler and TIM counter cleared
$0=$ No effect
NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of $\$ 0000$.

PS[2:0] — Prescaler Select Bits
These read/write bits select one of the seven prescaler outputs as the input to the TIM counter as Table 10-2 shows. Reset clears the PS[2:0] bits.

Table 10-2. Prescaler Selection

| PS2 | PS1 | PS0 | TIM Clock Source |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Internal Bus Clock $\div 1$ |
| 0 | 0 | 1 | Internal Bus Clock $\div 2$ |
| 0 | 1 | 0 | Internal Bus Clock $\div 4$ |
| 0 | 1 | 1 | Internal Bus Clock $\div 8$ |
| 1 | 0 | 0 | Internal Bus Clock $\div 16$ |
| 1 | 0 | 1 | Internal Bus Clock $\div 32$ |
| 1 | 1 | 0 | Internal Bus Clock $\div 64$ |
| 1 | 1 | 1 | Not available |

### 10.10.2 TIM Counter Registers (TCNTH:TCNTL)

The two read-only TIM counter registers contain the high and low bytes of the value in the TIM counter. Reading the high byte (TCNTH) latches the contents of the low byte (TCNTL) into a buffer. Subsequent reads of TCNTH do not affect the latched TCNTL value until TCNTL is read.
Reset clears the TIM counter registers. Setting the TIM reset bit (TRST) also clears the TIM counter registers.

NOTE: If you read TCNTH during a break interrupt, be sure to unlatch TCNTL by reading TCNTL before exiting the break interrupt. Otherwise, TCNTL retains the value latched during the break.

## Timer Interface Module (TIM)



Figure 10-5. TIM Counter Registers (TCNTH:TCNTL)

### 10.10.3 TIM Counter Modulo Registers (TMODH:TMODL)

The read/write TIM modulo registers contain the modulo value for the TIM counter. When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from $\$ 0000$ at the next clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIM counter modulo registers.

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |
| Reset: | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Address: \$0024 TMODL

| Bit 7 <br> Read: <br> Write: |
| :--- |
| Bit7 |
| Reset: |

Figure 10-6. TIM Counter Modulo Registers (TMODH:TMODL)
NOTE: Reset the TIM counter before writing to the TIM counter modulo registers.

### 10.10.4 TIM Channel Status and Control Registers (TSCO:TSC1)

Each of the TIM channel status and control registers does the following:

- Flags input captures and output compares
- Enables input capture and output compare interrupts
- Selects input capture, output compare, or PWM operation
- Selects high, low, or toggling output on output compare
- Selects rising edge, falling edge, or any edge as the active input capture trigger
- Selects output toggling on TIM overflow
- Selects $100 \%$ PWM duty cycle
- Selects buffered or unbuffered output compare/PWM operation

Address: \$0025 TSC0

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | CHOF | CHOIE | MSOB | MSOA | ELS0B | ELS0A | TOV0 | CHOMAX |
| Write: | 0 |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: \$0028 TSC1

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| Write: | 0 |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | = Unimplemented |  |  |  |  |  |  |

Figure 10-7. TIM Channel Status and Control Registers (TSC0:TSC1)

## CHxF - Channel x Flag Bit

When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel x registers.
When TIM CPU interrupt requests are enabled ( $\mathrm{CH} \times \mathrm{IE}=1$ ), clear CHxF by reading the TIM channel $x$ status and control register with CHxF set and then writing a logic zero to CHxF . If another interrupt request occurs before the clearing sequence is complete, then writing logic zero to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of $\mathrm{CH} \times \mathrm{F}$.
Reset clears the CHxF bit. Writing a logic one to CHxF has no effect.
1 = Input capture or output compare on channel x $0=$ No input capture or output compare on channel $x$

## CHxIE — Channel x Interrupt Enable Bit

This read/write bit enables TIM CPU interrupt service requests on channel $x$. Reset clears the CHxIE bit.
$1=$ Channel x CPU interrupt requests enabled
$0=$ Channel x CPU interrupt requests disabled

MSxB — Mode Select Bit B
This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIM channel 0 status and control register. Setting MSOB disables the channel 1 status and control register and reverts TCH1 to general-purpose I/O.

Reset clears the MSxB bit.
1 = Buffered output compare/PWM operation enabled 0 = Buffered output compare/PWM operation disabled

## MSxA — Mode Select Bit A

When ELSxB:A $\neq 00$, this read/write bit selects either input capture operation or unbuffered output compare/PWM operation.
See Table 10-3.
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
When ELSxB:A = 00, this read/write bit selects the initial output level of the TCHx pin. (See Table 10-3.) Reset clears the MSxA bit.

1 = Initial output level low
$0=$ Initial output level high
NOTE: Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIM status and control register (TSC).

ELSxB and ELSxA — Edge/Level Select Bits
When channel $x$ is an input capture channel, these read/write bits control the active edge-sensing logic on channel $x$.

When channel $x$ is an output compare channel, ELSxB and ELSxA control the channel $x$ output behavior when an output compare occurs.

When ELSxB and ELSxA are both clear, channel $x$ is not connected to an I/O port, and pin TCHx is available as a general-purpose I/O pin. Table 10-3 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits.

Table 10-3. Mode, Edge, and Level Selection

| MSxB | MSxA | ELSxB | ELSxA | Mode | Configuration |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 | Output Preset | Pin under Port Control; Initial Output Level High |
| X | 1 | 0 | 0 |  | Pin under Port Control; Initial Output Level Low |
| 0 | 0 | 0 | 1 | Input Capture | Capture on Rising Edge Only |
| 0 | 0 | 1 | 0 |  | Capture on Falling Edge Only |
| 0 | 0 | 1 | 1 |  | Capture on Rising or Falling Edge |
| 0 | 1 | 0 | 1 | Output Compare or PWM | Toggle Output on Compare |
| 0 | 1 | 1 | 0 |  | Clear Output on Compare |
| 0 | 1 | 1 | 1 |  | Set Output on Compare |
| 1 | X | 0 | 1 | Buffered Output Compare or Buffered PWM | Toggle Output on Compare |
| 1 | X | 1 | 0 |  | Clear Output on Compare |
| 1 | X | 1 | 1 |  | Set Output on Compare |

NOTE: Before enabling a TIM channel register for input capture operation, make sure that the TCHx pin is stable for at least two bus clocks.

TOVx - Toggle-On-Overflow Bit
When channel $x$ is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIM counter overflows. When channel $x$ is an input capture channel, TOVx has no effect. Reset clears the TOVx bit.

1 = Channel $x$ pin toggles on TIM counter overflow.
$0=$ Channel $x$ pin does not toggle on TIM counter overflow.
NOTE: When TOVx is set, a TIM counter overflow takes precedence over a channel $x$ output compare if both occur at the same time.

CHxMAX - Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic zero, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to $100 \%$. As
Figure 10-8 shows, the CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the $100 \%$ duty cycle level until the cycle after CHxMAX is cleared.


Figure 10-8. CHxMAX Latency

### 10.10.5 TIM Channel Registers (TCHOH/L:TCHIH/L)

These read/write registers contain the captured TIM counter value of the input capture function or the output compare value of the output compare function. The state of the TIM channel registers after reset is unknown.

In input capture mode ( $\mathrm{MSxB}: \mathrm{MSxA}=0: 0$ ), reading the high byte of the TIM channel $x$ registers (TCHxH) inhibits input captures until the low byte ( TCHxL ) is read.

In output compare mode ( $\mathrm{MSxB}: \mathrm{MSxA} \neq 0: 0$ ), writing to the high byte of the TIM channel $x$ registers ( TCHxH ) inhibits output compares until the low byte ( TCHxL ) is written.

## Timer Interface Module (TIM)



Figure 10-9. TIM Channel Registers (TCHOH/L:TCH1H/L)

## Section 11. Analog-to-Digital Converter (ADC)

### 11.1 Contents

11.2 Introduction ..... 137
11.3 Features ..... 138
11.4 Functional Description ..... 138
11.4.1 ADC Port I/O Pins ..... 139
11.4.2 Voltage Conversion ..... 140
11.4.3 Conversion Time ..... 140
11.4.4 Continuous Conversion ..... 140
11.4.5 Accuracy and Precision ..... 141
11.5 Interrupts ..... 141
11.6 Low-Power Modes ..... 141
11.6.1 Wait Mode ..... 141
11.6.2 Stop Mode ..... 141
11.7 I/O Signals ..... 141
11.7.1 ADC Voltage In (ADCVIN) ..... 142
11.8 I/O Registers ..... 142
11.8.1 ADC Status and Control Register. ..... 142
11.8.2 ADC Data Register. ..... 144
11.8.3 ADC Input Clock Register ..... 145

### 11.2 Introduction

This section describes the analog-to-digital converter (ADC). The ADC is an 8-bit, 12-channels analog-to-digital converter.

## Analog-ło-Digital Converter (ADC)

### 11.3 Features

Features of the ADC module include:

- 12 channels with multiplexed input
- Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock


Figure 11-1. ADC I/O Register Summary

### 11.4 Functional Description

Twelve ADC channels are available for sampling external sources at pins PTB0-PTB7 and PTD0-PTD3. An analog multiplexer allows the single ADC converter to select one of the 12 ADC channels as ADC voltage input (ADCVIN). ADCVIN is converted by the successive approximation register-based counters. The ADC resolution is 8 bits. When the conversion is completed, ADC puts the result in the ADC data register and sets a flag or generates an interrupt. Figure 11-2 shows a block diagram of the ADC.


Figure 11-2. ADC Block Diagram

### 11.4.1 ADC Port I/O Pins

PTB0-PTB7 and PTD0-PTD3 are general-purpose I/O pins that are shared with the ADC channels. The channel select bits (ADC Status and Control register, \$003C), define which ADC channel/port pin will be used as the input signal. The ADC overrides the port I/O logic by forcing that pin as input to the ADC. The remaining ADC channels/port pins are controlled by the port I/O logic and can be used as general-purpose I/O.

Writes to the port register or DDR will not have any affect on the port pin that is selected by the ADC. Read of a port pin which is in use by the ADC will return a logic 0 if the corresponding DDR bit is at logic 0 . If the DDR bit is at logic 1 , the value in the port data latch is read.

### 11.4.2 Voltage Conversion

When the input voltage to the ADC equals $\mathrm{V}_{\mathrm{DD}}$, the ADC converts the signal to \$FF (full scale). If the input voltage equals $\mathrm{V}_{\mathrm{SS}}$, the ADC converts it to $\$ 00$. Input voltages between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ are a straight-line linear conversion. All other input voltages will result in \$FF if greater than $V_{D D}$ and $\$ 00$ if less than $V_{S S}$.

NOTE: Input voltage should not exceed the analog supply voltages.

### 11.4.3 Conversion Time

Sixteen ADC internal clocks are required to perform one conversion. The ADC starts a conversion on the first rising edge of the ADC internal clock immediately following a write to the ADSCR. If the ADC internal clock is selected to run at 1 MHz , then one conversion will take $16 \mu$ s to complete. With a 1 MHz ADC internal clock the maximum sample rate is 62.5 kHz .

$$
\text { Conversion Time }=\frac{16 \text { ADC Clock Cycles }}{\text { ADC Clock Frequency }}
$$

Number of Bus Cycles $=$ Conversion Time $\times$ Bus Frequency

### 11.4.4 Continuous Conversion

In the continuous conversion mode, the ADC continuously converts the selected channel filling the ADC data register with new data after each conversion. Data from the previous conversion will be overwritten whether that data has been read or not. Conversions will continue until the ADCO bit is cleared. The COCO bit (ADC Status \& Control register, \$003C) is set after each conversion and can be cleared by writing the ADC status and control register or reading of the ADC data register.

### 11.4.5 Accuracy and Precision

The conversion process is monotonic and has no missing codes.

### 11.5 Interrupts

When the AIEN bit is set, the ADC module is capable of generating a CPU interrupt after each ADC conversion. A CPU interrupt is generated if the COCO bit is at logic 0 . The COCO bit is not used as a conversion complete flag when interrupts are enabled.

### 11.6 Low-Power Modes

The following subsections describe the ADC in low-power modes.

### 11.6.1 Wait Mode

The ADC continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting the $\mathrm{CH}[4: 0]$ bits in the ADC Status and Control register to logic 1's before executing the WAIT instruction.

### 11.6.2 Stop Mode

The ADC module is inactive after the execution of a STOP instruction. Any pending conversion is aborted. ADC conversions resume when the MCU exits stop mode. Allow one conversion cycle to stabilize the analog circuitry before attempting a new ADC conversion after exiting stop mode.

### 11.7 I/O Signals

The ADC module has 12 channels that are shared with I/O port B and port D.

### 11.7.1 ADC Voltage In (ADCVIN)

ADCVIN is the input voltage signal from one of the 12 ADC channels to the ADC module.

### 11.8 I/O Registers

These I/O registers control and monitor ADC operation:

- ADC Status and Control register (ADSCR)
- ADC data register (ADR)
- ADC clock register (ADICLK)


### 11.8.1 ADC Status and Control Register

The following paragraphs describe the function of the ADC Status and Control register.

Address: \$003C

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | COCO | AIEN | ADCO | CH4 | CH3 | CH2 | CH 1 | CH0 |
| Write: |  |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
|  |  | Unimp | ented |  |  |  |  |  |

Figure 11-3. ADC Status and Control Register (ADSCR)
COCO - Conversions Complete Bit
When the AIEN bit is a logic 0 , the COCO is a read-only bit which is set each time a conversion is completed. This bit is cleared whenever the ADC status and control register is written or whenever the ADC data register is read. Reset clears this bit.

1 = conversion completed (AIEN = 0)
$0=$ conversion not completed (AIEN $=0$ )
When the AIEN bit is a logic 1 (CPU interrupt enabled), the COCO is a read-only bit, and will always be logic 0 when read.

AIEN - ADC Interrupt Enable Bit
When this bit is set, an interrupt is generated at the end of an ADC conversion. The interrupt signal is cleared when the data register is read or the status/control register is written. Reset clears the AIEN bit.

1 = ADC interrupt enabled
$0=$ ADC interrupt disabled
ADCO - ADC Continuous Conversion Bit
When set, the ADC will convert samples continuously and update the ADR register at the end of each conversion. Only one conversion is allowed when this bit is cleared. Reset clears the ADCO bit.

1 = Continuous ADC conversion
$0=$ One ADC conversion
ADCH[4:0] — ADC Channel Select Bits
ADCH4, ADCH3, ADCH2, ADCH1, and ADCH0 form a 5-bit field which is used to select one of the ADC channels. The five channel select bits are detailed in the following table. Care should be taken when using a port pin as both an analog and a digital input simultaneously to prevent switching noise from corrupting the analog signal. (See Table 11-1.)
The ADC subsystem is turned off when the channel select bits are all set to one. This feature allows for reduced power consumption for the MCU when the ADC is not used. Reset sets all of these bits to a logic 1.

NOTE: Recovery from the disabled state requires one conversion cycle to stabilize.

## Analog-ło-Digital Converter (ADC)

Table 11-1. MUX Channel Select

| CH4 | CH3 | CH2 | CH1 | CH0 | ADC Channel | Input Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ADC0 | PTB0 |
| 0 | 0 | 0 | 0 | 1 | ADC1 | PTB1 |
| 0 | 0 | 0 | 1 | 0 | ADC2 | PTB2 |
| 0 | 0 | 0 | 1 | 1 | ADC3 | PTB3 |
| 0 | 0 | 1 | 0 | 0 | ADC4 | PTB4 |
| 0 | 0 | 1 | 0 | 1 | ADC5 | PTB5 |
| 0 | 0 | 1 | 1 | 0 | ADC6 | PTB6 |
| 0 | 0 | 1 | 1 | 1 | ADC7 | PTB7 |
| 0 | 1 | 0 | 0 | 0 | ADC8 | PTD3 |
| 0 | 1 | 0 | 0 | 1 | ADC9 | PTD2 |
| 0 | 1 | 0 | 1 | 0 | ADC10 | PTD1 |
| 0 | 1 | 0 | 1 | 1 | ADC11 | PTD0 |
| 0 | 1 | 1 | 0 | 0 |  | Unused |
| $:$ | $:$ | $:$ | $:$ | $:$ | - | (see Note 1) |
| 1 | 1 | 0 | 1 | 0 |  | Reserved |
| 1 | 1 | 0 | 1 | 1 | - | Unused |
| 1 | 1 | 1 | 0 | 0 | - | $V_{\text {DDA }}$ (see Note 2) |
| 1 | 1 | 1 | 0 | 1 |  | $V_{\text {SSA }}$ (see Note 2) |
| 1 | 1 | 1 | 1 | 0 |  | ADC power off |
| 1 | 1 | 1 | 1 | 1 |  |  |

NOTES:

1. If any unused channels are selected, the resulting ADC conversion will be unknown.
2. The voltage levels supplied from internal reference nodes as specified in the table are used to verify the operation of the ADC converter both in production test and for user applications.

### 11.8.2 ADC Data Register

One 8 -bit result register is provided. This register is updated each time an ADC conversion completes.

Address: \$003D


Figure 11-4. ADC Data Register (ADR)

### 11.8.3 ADC Input Clock Register

This register selects the clock frequency for the ADC.

Address: \$003E


Figure 11-5. ADC Input Clock Register (ADICLK)

## ADIV2:ADIV0 - ADC Clock Prescaler Bits

ADIV2, ADIV1, and ADIV0 form a 3-bit field which selects the divide ratio used by the ADC to generate the internal ADC clock. Table 11-2 shows the available clock configurations. The ADC clock should be set to approximately 1 MHz .

Analog-ło-Digital Converter (ADC)

Table 11-2. ADC Clock Divide Ratio

| ADIV2 | ADIV1 | ADIV0 | ADC Clock Rate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ADC Input Clock $\div 1$ |
| 0 | 0 | 1 | ADC Input Clock $\div 2$ |
| 0 | 1 | 0 | ADC Input Clock $\div 4$ |
| 0 | 1 | 1 | ADC Input Clock $\div 8$ |
| 1 | X | X | ADC Input Clock $\div 16$ |

X = don't care

## Technical Data — MC68H(R)C908JL3

## Section 12. I/O Ports

### 12.1 Contents

12.2 Introduction ..... 147
12.3 Port A ..... 148
12.4 Port A Data Register (PTA) ..... 149
12.4.1 Data Direction Register A (DDRA) ..... 150
12.4.2 Port A Input Pull-up Enable Register (PTAPUE) ..... 151
12.5 Port B ..... 153
12.5.1 Port B Data Register (PTB) ..... 153
12.5.2 Data Direction Register B (DDRB) ..... 153
12.6 Port D ..... 155
12.6.1 Port D Data Register (PTD) ..... 155
12.6.2 Data Direction Register D (DDRD) ..... 156
12.6.3 Port D Control Register (PDCR) ..... 157

### 12.2 Introduction

Twenty three bidirectional input-output (I/O) pins form three parallel ports. All I/O pins are programmable as inputs or outputs.

NOTE: Connect any unused I/O pins to an appropriate logic level, either $V_{D D}$ or $V_{S S}$. Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

| Addr. | Register Name |  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0000 | Port A Data Register (PTA) | Read: <br> Write: <br> Reset: | 0 | PTA6 | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTAO |
|  |  |  | Unaffected by reset |  |  |  |  |  |  |  |
| \$0001 | Port B Data Register (PTB) | Read: <br> Write: | PTB7 | PTB6 | PTB5 | PTB4 | PTB3 | PTB2 | PTB1 | PTB0 |
|  |  | Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| \$0003 | Port D Data Register (PTD) | Read: <br> Write: | PTD7 | PTD6 | PTD5 | PTD4 | PTD3 | PTD2 | PTD1 | PTD0 |
|  |  | Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| \$0004 | Data Direction Register A (DDRA) | Read: Write: | 0 | DDRA6 | DDRA5 | DDRA4 | DDRA3 | DDRA2 | DDRA1 | DDRAO |
|  |  | Reset: | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0005 | Data Direction Register B (DDRB) | Read: <br> Write: | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
|  |  | Reset: | 00 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| \$0007 | Data Direction Register D (DDRD) | Read: <br> Write: | DDRD7 | DDRD6 | DDRD5 | DDRD4 | DDRD3 | DDRD2 | DDRD1 | DDRD0 |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$000A | Port D Control Register (PDCR) | Read: | 0 | 0 | 0 | 0 | SLOWD7 | SLOWD6 | PTDPU7 | PTDPU6 |
|  |  | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| \$000D | Port A Input Pull-up Enable Register (PTAPUE) | Read: <br> Write: | PTA6EN | PTAPUE6 | PTAPUE5 | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE1 | PTAPUE0 |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 12-1. I/O Port Register Summary

### 12.3 Port A

Port A is an 7-bit special function port that shares all seven of its pins with the Keyboard Interrupt (KBI) Module, See Section 14. Each port A pin also has software configurable pull-up device if the corresponding port pin is configured as input port. PTA0 to PTA5 has direct LED drive capability.

### 12.4 Port A Data Register (PTA)

The port A data register (PTA) contains a data latch for each of the seven port A pins.

Address: $\$ 0000$


Figure 12-2. Port A Data Register (PTA)
PTA[6:0] — Port A Data Bits
These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

KBI[6:0] — Port A Keyboard Interrupts
The keyboard interrupt enable bits, KBIE6-KBIE0, in the keyboard interrupt control register (KBAIER) enable the port A pins as external interrupt pins, (see Section 14. Keyboard Interrupt Module (KBI)).

## I/O Ports

### 12.4.1 Data Direction Register A (DDRA)

Data direction register A determines whether each port A pin is an input or an output. Writing a logic one to a DDRA bit enables the output buffer for the corresponding port A pin; a logic zero disables the output buffer.

Address: \$0004


Figure 12-3. Data Direction Register A (DDRA)

DDRA[6:0] - Data Direction Register A Bits
These read/write bits control port A data direction. Reset clears
DDRA[6:0], configuring all port A pins as inputs.
1 = Corresponding port A pin configured as output
$0=$ Corresponding port A pin configured as input
NOTE: Avoid glitches on port A pins by writing to the port A data register before changing data direction register $A$ bits from 0 to 1.

Figure 12-4 shows the port A I/O logic.


Figure 12-4. Port A I/O Circuit

When DDRAx is a logic 1 , reading address $\$ 0000$ reads the PTAx data latch. When DDRAx is a logic 0 , reading address $\$ 0000$ reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

### 12.4.2 Port A Input Pull-up Enable Register (PTAPUE)

The Port A Input Pull-up Enable Register (PTAPUE) contains a software configurable pull-up device for each if the seven port A pins. Each bit is individually configurable and requires the corresponding data direction register, DDRAx be configured as input. Each pull-up device is automatically and dynamically disabled when its corresponding DDRAx bit is configured as output.

## I/O Ports

Address: \$000D

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: Write: | PTA6EN | $\begin{gathered} \text { PTAPUE } \\ 6 \end{gathered}$ | $\begin{gathered} \text { PTAPUE } \\ 5 \end{gathered}$ | PTAPUE <br> 4 | $\begin{gathered} \text { PTAPUE } \\ 3 \end{gathered}$ | $\begin{gathered} \text { PTAPUE } \\ 2 \end{gathered}$ | PTAPUE <br> 2 | PTAPUE <br> 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 12-5. Port A Input Pull-up Enable Register (PTAPUE)

## PTA6EN — Enable PTA6 on OSC2

This read/write bit configures the OSC2 pin function when RC oscillator option is selected. This bit has no effect for X-tal oscillator option.

1 = OSC2 pin configured for PTA6 I/O, and has all the interrupt and pull-up functions.
$0=$ OSC2 pin outputs the RC oscillator clock (RCCLK)

## PTAPUE[6:0] - Port A Input Pull-up Enable bits

These read/write bits are software programmable to enable pull-up devices on port A pins

1 = Corresponding port A pin configured to have internal pull if its DDRA bit is set to 0
$0=$ Pull-up device is disconnected on the corresponding port A pin regardless of the state of its DDRA bit.

Table 12-1 summarizes the operation of the port $B$ pins.
Table 12-1. Port A Pin Functions

| PTAPUE Bit | DDRA <br> Bit | PTA Bit | I/O Pin Mode | Accesses to DDRB | Accesses to PTB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Read | Write |  |
| 1 | 0 | $\mathrm{X}^{(1)}$ | ${\text { Input, } \mathrm{V}_{\text {DD }}{ }^{(2)}}^{2}$ | DDRA6-DDRA0 | Pin | PTA6-PTA0 $^{(3)}$ |
| 0 | 0 | X | Input, Hi-Z $^{(4)}$ | DDRA6-DDRA0 | Pin | PTA6-PTA0 $^{(3)}$ |
| $X$ | 1 | X | Output | DDRA6-DDRA0 | PTA6-PTA0 | PTA6-PTA0 |

2. I/O pin pulled to $V_{D D}$ by internal pull-up.
3. Writing affects data register, but does not affect input.
4. $\mathrm{Hi}-\mathrm{Z}=$ High Impedence

### 12.5 Port B

Port $B$ is an 8-bit special function port that shares all eight of its port pins with the Analog-to-Digital converter (ADC) module, See Section 11.

### 12.5.1 Port B Data Register (PTB)

The port B data register contains a data latch for each of the eight port B pins.

Address: \$0001


Figure 12-6. Port B Data Register (PTB)

## PTB[7:0] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port $B$ pin is under the control of the corresponding bit in data direction register $B$. Reset has no effect on port B data.

### 12.5.2 Data Direction Register B (DDRB)

Data direction register $B$ determines whether each port $B$ pin is an input or an output. Writing a logic one to a DDRB bit enables the output buffer for the corresponding port B pin; a logic zero disables the output buffer.

## Address: \$0005

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: <br> Write: | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Reset: | 0 | 0 | 0 |  |  |  |  |  |

Figure 12-7. Data Direction Register B (DDRB)

DDRB[7:0] — Data Direction Register B Bits
These read/write bits control port B data direction. Reset clears
DDRB[7:0], configuring all port $B$ pins as inputs.
1 = Corresponding port B pin configured as output
$0=$ Corresponding port B pin configured as input
NOTE: Avoid glitches on port $B$ pins by writing to the port $B$ data register before changing data direction register $B$ bits from 0 to 1. Figure 12-8 shows the port B I/O logic.


Figure 12-8. Port B I/O Circuit
When DDRBx is a logic 1 , reading address $\$ 0001$ reads the Hotbox data latch. When DDRBx is a logic 0 , reading address $\$ 0001$ reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-2summarizes the operation of the port B pins.

Table 12-2. Port B Pin Functions

| DDRB Bit | PTB Bit | I/O Pin Mode | Accesses to DDRB | Accesses to PTB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Read/Write | Read | Write |
| 0 | $X^{(1)}$ | Input, Hi-Z ${ }^{(2)}$ | DDRB7-DDRB0 | Pin | PTB[7:0] ${ }^{(3)}$ |
| 1 | X | Output | DDRB7-DDRB0 | Pin | PTB[7:0] |

2. $\mathrm{Hi}-\mathrm{Z}=$ high impedance
3. Writing affects data register, but does not affect the input.

### 12.6 Port D

Port D is an 8 -bit special function port that shares two of its pins with Timer Interface Module, (see Section 10.) and shares four of its pins with Analog to Digital Conversion Module (see Section 11.). PTD6 and PTD7 each has high current drive ( 25 mA sink) and programmable pullup. PTD2, PTD3, PTD6 and PTD7 each has LED driving capability.

### 12.6.1 Port D Data Register (PTD)

The port D data register contains a data latch for each of the eight port D pins.

Address: \$0003

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: <br> Write: | PTD7 | PTD6 | PTD5 | PTD4 | PTD3 | PTD2 | PTD1 | PTD0 |

Reset:
$\begin{array}{|c|c|c|c|c|c|c|c|c|}\hline \text { Additional Functions } & \text { LED } & \text { LED } & & & \text { LED } & \text { LED } & & \\$\cline { 2 - 8 } \& \& \& \& \& ADC8 \& ADC9 \& ADC10 \& ADC11 <br> \cline { 2 - 8 } \& \& \& TCH1 \& TCH0 \& \& \& \& <br> \cline { 2 - 8 } \& 25mA sink \& 25mA sink \& \& \& \& \& \& <br> \cline { 2 - 7 } \& (Slow Edge)\end{array} $\left.\begin{array}{c}\text { (Slow Edge) }\end{array}\right)$

Figure 12-9. Port D Data Register (PTD)

## PTD[7:0] — Port D Data Bits

These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register D . Reset has no effect on port D data.

## I/O Ports

### 12.6.2 Data Direction Register D (DDRD)

Data direction register $D$ determines whether each port $D$ pin is an input or an output. Writing a logic one to a DDRD bit enables the output buffer for the corresponding port D pin; a logic zero disables the output buffer.

Address: \$0007


Figure 12-10. Data Direction Register D (DDRD)

DDRD[7:0] — Data Direction Register D Bits
These read/write bits control port D data direction. Reset clears DDRD[7:0], configuring all port D pins as inputs.
$1=$ Corresponding port D pin configured as output
$0=$ Corresponding port D pin configured as input
NOTE: Avoid glitches on port $D$ pins by writing to the port $D$ data register before changing data direction register $D$ bits from 0 to 1. Figure 12-11 shows the port D I/O logic.


PTD[0:3] To Analog-To-Digital Converter PTD[4:5] To Timer

Figure 12-11. Port D I/O Circuit

When DDRDx is a logic 1, reading address $\$ 0003$ reads the PTDx data latch. When DDRDx is a logic 0 , reading address $\$ 0003$ reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 12-3 summarizes the operation of the port $D$ pins.

Table 12-3. Port D Pin Functions

| $\underset{\text { Bit }}{\text { DDRD }}$ | PTD Bit | I/O Pin Mode | Accesses to DDRA | Accesses to PTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Read/Write | Read | Write |
| 0 | $\chi^{(1)}$ | Input, Hi-Z ${ }^{(2)}$ | DDRD[7:0] | Pin | PTD[7:0] ${ }^{(3)}$ |
| 1 | X | Output | DDRD[7:0] | Pin | PTD[7:0] |
| 1. $X=$ don't care |  |  |  |  |  |

### 12.6.3 Port D Control Register (PDCR)

The Port D Control Register enables/disables the pull-up resistor and slow-edge high current capability of pins PTD6 and PTD7.

Address: \$000A


Figure 12-12. Port D Control Register (PDCR)

## SLOWDx - Slow Edge Enable

The SLOWD6 and SLOWD7 bits enable the Slow-edge, open-drain, high current output ( 25 mA sink) of port pins PTD6 and PTD7 respectively. DDRx bit is not affected by SLOWDx.

1 = Slow edge enabled; pin is open-drain output
$0=$ Slow edge disabled; pin is push-pull
PTDPUx - Pull-up Enable
The PTDPU6 and PTDPU7 bits enable the $5 k$ pull-up on PTD6 and PTD7 respectively, regardless the status of DDRDx bit.

1 = Enable 5 k pull-up
$0=$ Disable 5 k pull-up

## I/O Ports

## Section 13. External Interrupt (IRQ)

### 13.1 Contents

### 13.2 Introduction

The IRQ (external interrupt) module provides a maskable interrupt input.

### 13.3 Features

Features of the IRQ module include the following:

- A dedicated external interrupt pin, $\overline{\mathrm{RQ} 1}$
- IRQ1 interrupt control bits
- Hysteresis buffer
- Programmable edge-only or edge and level interrupt sensitivity
- Automatic interrupt acknowledge
- Selectable internal pullup resistor


### 13.4 Functional Description

A logic zero applied to the external interrupt pin can latch a CPU interrupt request. Figure 13-1 shows the structure of the IRQ module.

Interrupt signals on the $\overline{\mathrm{RQ}} 1$ pin are latched into the IRQ1 latch. An interrupt latch remains set until one of the following actions occurs:

- Vector fetch - A vector fetch automatically generates an interrupt acknowledge signal that clears the IRQ latch.
- Software clear - Software can clear the interrupt latch by writing to the acknowledge bit in the interrupt status and control register (ISCR). Writing a logic one to the ACK1 bit clears the IRQ1 latch.
- Reset - A reset automatically clears the interrupt latch.

The external interrupt pin is falling-edge-triggered and is softwareconfigurable to be either falling-edge or falling-edge and low-leveltriggered. The MODE1 bit in the ISCR controls the triggering sensitivity of the $\overline{\mathrm{RQ}} 1 \mathrm{pin}$.

When the interrupt pin is edge-triggered only, the CPU interrupt request remains set until a vector fetch, software clear, or reset occurs.

When the interrupt pin is both falling-edge and low-level-triggered, the CPU interrupt request remains set until both of the following occur:

- Vector fetch or software clear
- Return of the interrupt pin to logic one

The vector fetch or software clear may occur before or after the interrupt pin returns to logic one. As long as the pin is low, the interrupt request remains pending. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low.

When set, the IMASK1 bit in the ISCR mask all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the IMASK1 bit is clear.

NOTE: The interrupt mask (I) in the condition code register (CCR) masks all interrupt requests, including external interrupt requests.(See 7.6 Exception Control.)


Figure 13-1. IRQ Module Block Diagram

Addr.
\$001D


Figure 13-2. IRQ I/O Register Summary

### 13.4.1 $\overline{\mathrm{IRQ1}}$ Pin

A logic zero on the $\overline{\mathrm{RQ}} 1$ pin can latch an interrupt request into the IRQ1 latch. A vector fetch, software clear, or reset clears the IRQ1 latch.

If the MODE1 bit is set, the $\overline{\mathrm{RQ} 1}$ pin is both falling-edge-sensitive and low-level-sensitive. With MODE1 set, both of the following actions must occur to clear IRQ1:

- Vector fetch or software clear - A vector fetch generates an interrupt acknowledge signal to clear the latch. Software may generate the interrupt acknowledge signal by writing a logic one to the ACK1 bit in the interrupt status and control register (ISCR). The ACK1 bit is useful in applications that poll the $\overline{\mathrm{RQ}} 1 \mathrm{pin}$ and require software to clear the IRQ1 latch. Writing to the ACK1 bit prior to leaving an interrupt service routine can also prevent spurious interrupts due to noise. Setting ACK1 does not affect subsequent transitions on the $\overline{\mathrm{IRQ1}}$ pin. A falling edge that occurs after writing to the ACK1 bit latches another interrupt request. If the IRQ1 mask bit, IMASK1, is clear, the CPU loads the program counter with the vector address at locations \$FFFA and \$FFFB.
- Return of the $\overline{\mathrm{IRQ1}}$ pin to logic one - As long as the $\overline{\mathrm{IRQ1}}$ pin is at logic zero, IRQ1 remains active.

The vector fetch or software clear and the return of the IRQ1 pin to logic one may occur in any order. The interrupt request remains pending as long as the $\overline{\mathrm{IRQ1}}$ pin is at logic zero. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low.

If the MODE1 bit is clear, the $\overline{\mathrm{RQ1}}$ pin is falling-edge-sensitive only. With MODE1 clear, a vector fetch or software clear immediately clears the IRQ1 latch.

The IRQF1 bit in the ISCR register can be used to check for pending interrupts. The IRQF1 bit is not affected by the IMASK1 bit, which makes it useful in applications where polling is preferred.

Use the BIH or BIL instruction to read the logic level on the $\overline{\mathrm{RQ} 1} \mathrm{pin}$.
NOTE: When using the level-sensitive interrupt trigger, avoid false interrupts by masking interrupt requests in the interrupt routine.

NOTE: An internal pull-up resistor to $V_{D D}$ is connected to the $\overline{I R Q 1}$ pin; this can be disabled by setting the IRQPUD bit in the CONFIG2 register (\$001E).

### 13.5 IRQ Module During Break Interrupts

The system integration module (SIM) controls whether the IRQ1 latch can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear the latches during the break state. (See Section 7. System Integration Module (SIM).)

To allow software to clear the IRQ1 latch during a break interrupt, write a logic one to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the latches during the break state, write a logic zero to the BCFE bit. With BCFE at logic zero (its default state), writing to the ACK1 bit in the IRQ status and control register during the break state has no effect on the IRQ latch.

### 13.6 IRQ Status and Control Register (ISCR)

The IRQ Status and Control Register (ISCR) controls and monitors operation of the IRQ module. The ISCR has the following functions:

- Shows the state of the IRQ1 flag
- Clears the IRQ1 latch
- Masks IRQ1 and interrupt request
- Controls triggering sensitivity of the $\overline{\mathrm{RQ} 1}$ interrupt pin

Address: \$001D


Figure 13-3. IRQ Status and Control Register (INTSCR)

## External Interrupt (IRQ)

## IRQF1 - IRQ1 Flag

This read-only status bit is high when the IRQ1 interrupt is pending.
$1=\overline{\text { IRQ1 }}$ interrupt pending
$0=\overline{\text { IRQ1 }}$ interrupt not pending

## ACK1 - IRQ1 Interrupt Request Acknowledge Bit

Writing a logic one to this write-only bit clears the IRQ1 latch. ACK1 always reads as logic zero. Reset clears ACK1.

IMASK1 — IRQ1 Interrupt Mask Bit
Writing a logic one to this read/write bit disables IRQ1 interrupt requests. Reset clears IMASK1.

1 = IRQ1 interrupt requests disabled
$0=$ IRQ1 interrupt requests enabled

## MODE1 — IRQ1 Edge/Level Select Bit

This read/write bit controls the triggering sensitivity of the $\overline{\mathrm{RQ} 1} \mathrm{pin}$. Reset clears MODE1.
$1=\overline{\mathrm{IRQ1}}$ interrupt requests on falling edges and low levels
$0=\overline{\text { IRQ1 }}$ interrupt requests on falling edges only

Address: \$001E

| Bit 7 |
| :--- |
| Read: |
| Write: <br> IRQPUD |
| Reset: |
| R |
| POR: |
| 0 |

Figure 13-4. Configuration Register 2 (CONFIG2)

IRQPUD - $\overline{\text { IRQ1 }}$ Pin Pull-up control bit
1 = Internal pull-up is disconnected $0=$ Internal pull-up is connected between $\overline{\mathrm{RQ}}$ pin and $\mathrm{V}_{\mathrm{DD}}$

## Technical Data - MC68H(R)C908JL3

## Section 14. Keyboard Interrupt Module (KBI)

### 14.1 Contents

14.2 Introduction ..... 165
14.3 Features ..... 165
14.4 Functional Description ..... 166
14.4.1 Keyboard Initialization ..... 168
14.4.2 Keyboard Status and Control Register ..... 169
14.4.3 Keyboard Interrupt Enable Register ..... 170
14.5 Wait Mode ..... 171
14.6 Stop Mode ..... 171
14.7 Keyboard Module During Break Interrupts ..... 171

### 14.2 Introduction

The keyboard interrupt module (KBI) provides seven independently maskable external interrupts which are accessible via PTA0-PTA6 pins.

### 14.3 Features

Features of the keyboard interrupt module include the following:

- Seven keyboard interrupt pins with separate keyboard interrupt enable bits and one keyboard interrupt mask
- Software configurable pull-up device if input pin is configured as input port bit
- Programmable edge-only or edge- and level- interrupt sensitivity
- Exit from low-power modes

| Addr. | Register Name |  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$001A | Keyboard Status and Control Register (KBSCR) | Read: | 0 | 0 | 0 | 0 | KEYF | 0 | IMASKK | MODEK |
|  |  | Write: |  |  |  |  |  | ACKK |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| \$001B | Keyboard Interrupt Enable Register (KBIER) | Read: | 0 | KBIE6 | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIEO |
|  |  | Write: |  |  |  |  |  |  |  |  |
|  |  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | = Unimpl | ented |  |  |  |  |  |

Figure 14-1. KBI I/O Register Summary

### 14.4 Functional Description



TO PULLUP ENABLE

Figure 14-2. Keyboard Interrupt Block Diagram

Writing to the KBIE6-KBIE0 bits in the keyboard interrupt enable register independently enables or disables each port A pin as a keyboard interrupt pin. Enabling a keyboard interrupt pin in port A also enables its internal pull-up device irrespective of PTAPUEx bits in the port A input pull-up enable register (see 12.4.2). A logic 0 applied to an enabled keyboard interrupt pin latches a keyboard interrupt request.

A keyboard interrupt is latched when one or more keyboard pins goes low after all were high. The MODEK bit in the keyboard status and control register controls the triggering mode of the keyboard interrupt.

- If the keyboard interrupt is edge-sensitive only, a falling edge on a keyboard pin does not latch an interrupt request if another keyboard pin is already low. To prevent losing an interrupt request on one pin because another pin is still low, software can disable the latter pin while it is low.
- If the keyboard interrupt is falling edge- and low level-sensitive, an interrupt request is present as long as any keyboard pin is low.

If the MODEK bit is set, the keyboard interrupt pins are both falling edgeand low level-sensitive, and both of the following actions must occur to clear a keyboard interrupt request:

- Vector fetch or software clear - A vector fetch generates an interrupt acknowledge signal to clear the interrupt request. Software may generate the interrupt acknowledge signal by writing a logic 1 to the ACKK bit in the keyboard status and control register KBSCR. The ACKK bit is useful in applications that poll the keyboard interrupt pins and require software to clear the keyboard interrupt request. Writing to the ACKK bit prior to leaving an interrupt service routine can also prevent spurious interrupts due to noise. Setting ACKK does not affect subsequent transitions on the keyboard interrupt pins. A falling edge that occurs after writing to the ACKK bit latches another interrupt request. If the keyboard interrupt mask bit, IMASKK, is clear, the CPU loads the program counter with the vector address at locations \$FFEO and \$FFE1.
- Return of all enabled keyboard interrupt pins to logic 1 - As long as any enabled keyboard interrupt pin is at logic 0 , the keyboard interrupt remains set.

The vector fetch or software clear and the return of all enabled keyboard interrupt pins to logic 1 may occur in any order.

## Keyboard Interrupt Module (KBI)

If the MODEK bit is clear, the keyboard interrupt pin is falling-edgesensitive only. With MODEK clear, a vector fetch or software clear immediately clears the keyboard interrupt request.

Reset clears the keyboard interrupt request and the MODEK bit, clearing the interrupt request even if a keyboard interrupt pin stays at logic 0 .

The keyboard flag bit (KEYF) in the keyboard status and control register can be used to see if a pending interrupt exists. The KEYF bit is not affected by the keyboard interrupt mask bit (IMASKK) which makes it useful in applications where polling is preferred.

To determine the logic level on a keyboard interrupt pin, disable the pullup device, use the data direction register to configure the pin as an input and then read the data register.

NOTE: Setting a keyboard interrupt enable bit (KBIEX) forces the corresponding keyboard interrupt pin to be an input, overriding the data direction register. However, the data direction register bit must be a logic 0 for software to read the pin.

### 14.4.1 Keyboard Initialization

When a keyboard interrupt pin is enabled, it takes time for the internal pull-up to reach a logic 1. Therefore a false interrupt can occur as soon as the pin is enabled.

To prevent a false interrupt on keyboard initialization:

1. Mask keyboard interrupts by setting the IMASKK bit in the keyboard status and control register.
2. Enable the KBI pins by setting the appropriate KBIEx bits in the keyboard interrupt enable register.
3. Write to the ACKK bit in the keyboard status and control register to clear any false interrupts.
4. Clear the IMASKK bit.

An interrupt signal on an edge-triggered pin can be acknowledged immediately after enabling the pin. An interrupt signal on an edge- and
level-triggered interrupt pin must be acknowledged after a delay that depends on the external load.

Another way to avoid a false interrupt:

1. Configure the keyboard pins as outputs by setting the appropriate DDRA bits in the data direction register $A$.
2. Write logic 1s to the appropriate port A data register bits.
3. Enable the KBI pins by setting the appropriate KBIEx bits in the keyboard interrupt enable register.

### 14.4.2 Keyboard Status and Control Register

- Flags keyboard interrupt requests.
- Acknowledges keyboard interrupt requests.
- Masks keyboard interrupt requests.
- Controls keyboard interrupt triggering sensitivity.

Address: \$001A

|  | it 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | 0 | 0 | 0 | 0 | KEYF | 0 | IMASKK | MODEK |
| Write: |  |  |  |  |  | ACKK |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | im |  |  |  |  |  |  |

Figure 14-3. Keyboard Status and Control Register (KBSCR)

Bits 7-4 - Not used
These read-only bits always read as logic 0s.
KEYF - Keyboard Flag Bit
This read-only bit is set when a keyboard interrupt is pending on port-
A. Reset clears the KEYF bit.

1 = Keyboard interrupt pending
$0=$ No keyboard interrupt pending

ACKK — Keyboard Acknowledge Bit
Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port-A. ACKK always reads as logic 0 . Reset clears ACKK.

IMASKK— Keyboard Interrupt Mask Bit
Writing a logic 1 to this read/write bit prevents the output of the keyboard interrupt mask from generating interrupt requests on port-A. Reset clears the IMASKK bit.

1 = Keyboard interrupt requests masked
$0=$ Keyboard interrupt requests not masked
MODEK — Keyboard Triggering Sensitivity Bit
This read/write bit controls the triggering sensitivity of the keyboard interrupt pins on port-A. Reset clears MODEK.
$1=$ Keyboard interrupt requests on falling edges and low levels
$0=$ Keyboard interrupt requests on falling edges only

### 14.4.3 Keyboard Interrupt Enable Register

The port-A keyboard interrupt enable register enables or disables each port-A pin to operate as a keyboard interrupt pin.

Address: \$001B

| Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | KBIE6 | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIE0 |
| Write: |  |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 14-4. Keyboard Interrupt Enable Register (KBIER)

## KBIE6-KBIE0 - Port-A Keyboard Interrupt Enable Bits

Each of these read/write bits enables the corresponding keyboard interrupt pin on port-A to latch interrupt requests. Reset clears the keyboard interrupt enable register.
$1=$ KBlx pin enabled as keyboard interrupt pin
$0=$ KBlx pin not enabled as keyboard interrupt pin

### 14.5 Wait Mode

The keyboard modules remain active in wait mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of wait mode.

### 14.6 Stop Mode

The keyboard module remains active in stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode.

### 14.7 Keyboard Module During Break Interrupts

The system integration module (SIM) controls whether the keyboard interrupt latch can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state.

To allow software to clear the keyboard interrupt latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the latch during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the keyboard acknowledge bit (ACKK) in the keyboard status and control register during the break state has no effect.

## Section 15. Computer Operating Properly (COP)

### 15.1 Contents

15.2 Introduction ..... 173
15.3 Functional Description ..... 174
15.4 I/O Signals ..... 175
15.4.1 2OSCOUT ..... 175
15.4.2 COPCTL Write ..... 175
15.4.3 Power-On Reset ..... 175
15.4.4 Internal Reset ..... 175
15.4.5 Reset Vector Fetch. ..... 176
15.4.6 COPD (COP Disable) ..... 176
15.4.7 COPRS (COP Rate Select) ..... 176
15.5 COP Control Register ..... 177
15.6 Interrupts ..... 177
15.7 Monitor Mode ..... 177
15.8 Low-Power Modes ..... 177
15.8.1 Wait Mode ..... 177
15.8.2 Stop Mode ..... 178
15.9 COP Module During Break Mode ..... 178

### 15.2 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG1 register.

### 15.3 Functional Description

Figure 15-1 shows the structure of the COP module.


NOTE:

1. See SIM section for more details.

Figure 15-1. COP Block Diagram

The COP counter is a free-running 6 -bit counter preceded by the 12 -bit system integration module (SIM) counter. If not cleared by software, the COP counter overflows and generates an asynchronous reset after $2^{18}-2^{4}$ or $2^{13}-2^{4}$ 2OSCOUT cycles; depending on the state of the COP rate select bit, COPRS, in configuration register 1 . With a $2^{18}-2^{4}$ 2OSCOUT cycle overflow option, a 8 MHz crystal gives a COP timeout period of 32.766 ms . Writing any value to location \$FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and stages 12 through 5 of the SIM counter.

NOTE: Service the COP immediately after reset and before entering or after exiting stop mode to guarantee the maximum time before the first COP counter overflow.

A COP reset pulls the $\overline{\text { RST }}$ pin low for $32 \times 2$ SCOUT cycles and sets the COP bit in the reset status register (RSR). (See 7.8.2 Reset Status Register (RSR).).

NOTE: Place COP clearing instructions in the main program and not in an interrupt subroutine. Such an interrupt subroutine could keep the COP from generating a reset even while the main program is not working properly.

### 15.4 I/O Signals

The following paragraphs describe the signals shown in Figure 15-1.

### 15.4.1 2OSCOUT

2OSCOUT is the oscillator output signal. 2OSCOUT frequency is equal to the crystal frequency or the RC-oscillator frequency.

### 15.4.2 COPCTL Write

Writing any value to the COP control register (COPCTL) (see 15.5 COP Control Register) clears the COP counter and clears bits 12 through 5 of the SIM counter. Reading the COP control register returns the low byte of the reset vector.

### 15.4.3 Power-On Reset

The power-on reset (POR) circuit in the SIM clears the SIM counter $4096 \times 2$ OSCOUT cycles after power-up.

### 15.4.4 Internal Reset

An internal reset clears the SIM counter and the COP counter.

## Computer Operating Properly (COP)

### 15.4.5 Reset Vector Fetch

A reset vector fetch occurs when the vector address appears on the data bus. A reset vector fetch clears the SIM counter.

### 15.4.6 COPD (COP Disable)

The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register (CONFIG). (See Section 5. Configuration Register (CONFIG).)

### 15.4.7 COPRS (COP Rate Select)

The COPRS signal reflects the state of the COP rate select bit (COPRS) in the configuration register 1.

Address: \$001F


Figure 15-2. Configuration Register 1 (CONFIG1)

COPRS - COP Rate Select Bit
COPRS selects the COP timeout period. Reset clears COPRS.
$1=$ COP timeout period is $\left(2^{13}-2^{4}\right) \times 2$ OSCOUT cycles $0=$ COP timeout period is $\left(2^{18}-2^{4}\right) \times 2$ SCOUT cycles

COPD - COP Disable Bit
COPD disables the COP module.
$1=$ COP module disabled
$0=$ COP module enabled

### 15.5 COP Control Register

The COP control register is located at address \$FFFF and overlaps the reset vector. Writing any value to \$FFFF clears the COP counter and starts a new timeout period. Reading location \$FFFF returns the low byte of the reset vector.

Address: \$FFFF


Figure 15-3. COP Control Register (COPCTL)

### 15.6 Interrupts

The COP does not generate CPU interrupt requests.

### 15.7 Monitor Mode

The COP is disabled in monitor mode when $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ is present on the $\overline{\mathrm{IRQ}}$ pin or on the $\overline{\mathrm{RST}}$ pin.

### 15.8 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

### 15.8.1 Wait Mode

The COP continues to operate during wait mode. To prevent a COP reset during wait mode, periodically clear the COP counter in a CPU interrupt routine.

## Computer Operating Properly (COP)

### 15.8.2 Stop Mode

Stop mode turns off the 2OSCOUT input to the COP and clears the SIM counter. Service the COP immediately before entering or after exiting stop mode to ensure a full COP timeout period after entering or exiting stop mode.

### 15.9 COP Module During Break Mode

The COP is disabled during a break interrupt when $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ is present on the $\overline{\text { RST }}$ pin.

## Technical Data — MC68H(R)C908JL3

## Section 16. Low Voltage Inhibit (LVI)

### 16.1 Contents

16.2 Introduction ..... 179
16.3 Features ..... 179
16.4 Functional Description ..... 180
16.5 LVI Control Register (CONFIG2/CONFIG1) ..... 180
16.6 Low-Power Modes ..... 181
16.6.1 Wait Mode ..... 181
16.6.2 Stop Mode ..... 181

### 16.2 Introduction

This section describes the low-voltage inhibit module (LVI), which monitors the voltage on the $\mathrm{V}_{\mathrm{DD}}$ pin and generates a reset when the $\mathrm{V}_{\mathrm{DD}}$ voltage falls to the LVI trip ( $\mathrm{LVI}_{\text {TRIP }}$ ) voltage.

### 16.3 Features

Features of the LVI module include the following:

- Selectable LVI trip voltage
- Selectable LVI circuit disable


## Low Voltage Inhibit (LVI)

### 16.4 Functional Description

Figure $16-1$ shows the structure of the LVI module. The LVI is enabled after a reset. The LVI module contains a bandgap reference circuit and comparator. Setting LVI disable bit (LVID) disables the LVI to monitor $\mathrm{V}_{\mathrm{DD}}$ voltage. The LVI trip voltage selection bits (LVIT1, LVITO) determines at which $V_{D D}$ level the LVI module should take actions.

The LVI module generates one output signal:
LVI Reset - an reset signal will be generated to reset the CPU when $V_{D D}$ drops to below the set trip point.


Figure 16-1. LVI Module Block Diagram

### 16.5 LVI Control Register (CONFIG2/CONFIG1)

Address: \$001E


Figure 16-2. Configuration Register 2 (CONFIG2)

Address: \$001F


Figure 16-3. Configuration Register 1 (CONFIG1)
LVID —pLow Voltage Inhibit Disable Bit
$1=$ Low voltage inhibit disabled
$0=$ Low voltage inhibit enabled
LVIT1, LVIT0 - LVI Trip Voltage Selection
These two bits determine at which level of $\mathrm{V}_{\mathrm{DD}}$ the LVI module will come into action. LVIT1 and LVIT0 are cleared by a Power-On Reset only.

| LVIT1 | LVIT0 | Trip Voltage $^{(1)}$ | Comments |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~V}_{\mathrm{LVR} 3}(2.4 \mathrm{~V})$ | For $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ operation |
| 0 | 1 | $\mathrm{~V}_{\mathrm{LVR} 3}(2.4 \mathrm{~V})$ | For $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ operation |
| 1 | 0 | $\mathrm{~V}_{\mathrm{LVR5} 5}(4.0 \mathrm{~V})$ | For $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ operation |
| 1 | 1 | Reserved |  |

1. See Section 18. Electrical Specifications for full parameters.

### 16.6 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-powerconsumption standby modes.

### 16.6.1 Wait Mode

The LVI module, when enabled, will continue to operate in WAIT Mode.

### 16.6.2 Stop Mode

The LVI module, when enabled, will continue to operate in STOP Mode.

## Low Voltage Inhibit (LVI)

## Technical Data — MC68H(R)C908JL3

## Section 17. Break Module (BREAK)

### 17.1 Contents

17.2 Introduction ..... 183
17.3 Features ..... 184
17.4 Functional Description ..... 184
17.4.1 Flag Protection During Break Interrupts ..... 186
17.4.2 CPU During Break Interrupts ..... 186
17.4.3 TIM During Break Interrupts ..... 186
17.4.4 COP During Break Interrupts ..... 186
17.5 Break Module Registers ..... 186
17.5.1 Break Status and Control Register (BRKSCR) ..... 187
17.5.2 Break Address Registers ..... 188
17.5.3 Break Status Register ..... 188
17.5.4 Break Flag Control Register (BFCR) ..... 190
17.6 Low-Power Modes ..... 190
17.6.1 Wait Mode ..... 190
17.6.2 Stop Mode ..... 190

### 17.2 Introduction

This section describes the break module. The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program.

## Break Module (BREAK)

### 17.3 Features

Features of the break module include the following:

- Accessible I/O registers during the break Interrupt
- CPU-generated break interrupts
- Software-generated break interrupts
- COP disabling during break interrupts


### 17.4 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).

The following events can cause a break interrupt to occur:

- A CPU-generated address (the address in the program counter) matches the contents of the break address registers.
- Software writes a logic one to the BRKA bit in the break status and control register.

When a CPU generated address matches the contents of the break address registers, the break interrupt begins after the CPU completes its current instruction. A return from interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation. Figure 17-1 shows the structure of the break module.


Figure 17-1. Break Module Block Diagram


Figure 17-2. Break I/O Register Summary

## Break Module (BREAK)

### 17.4.1 Flag Protection During Break Interrupts

The system integration module (SIM) controls whether or not module status bits can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 7.8.3 Break Flag Control Register (BFCR) and see the Break Interrupts subsection for each module.)

### 17.4.2 CPU During Break Interrupts

The CPU starts a break interrupt by:

- Loading the instruction register with the SWI instruction
- Loading the program counter with \$FFFC:\$FFFD (\$FEFC:\$FEFD in monitor mode)

The break interrupt begins after completion of the CPU instruction in progress. If the break address register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately.

### 17.4.3 TIM During Break Interrupts

A break interrupt stops the timer counter.

### 17.4.4 COP During Break Interrupts

The COP is disabled during a break interrupt when $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ is present on the RST pin.

### 17.5 Break Module Registers

These registers control and monitor operation of the break module:

- Break status and control register (BRKSCR)
- Break address register high (BRKH)
- Break address register low (BRKL)
- Break status register (BSR)
- Break flag control register (BFCR)


### 17.5.1 Break Status and Control Register (BRKSCR)

The break status and control register contains break module enable and status bits.

Address: \$FE0E

| Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BRKE | BRKA | 0 | 0 | 0 | 0 | 0 | 0 |
| Write: |  |  |  |  |  |  |  |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | $=$ Unimp |  |  |  |  |  |  |

Figure 17-3. Break Status and Control Register (BRKSCR)

BRKE - Break Enable Bit
This read/write bit enables breaks on break address register matches.
Clear BRKE by writing a logic zero to bit 7. Reset clears the BRKE bit.
1 = Breaks enabled on 16-bit address match
0 = Breaks disabled
BRKA — Break Active Bit
This read/write status and control bit is set when a break address match occurs. Writing a logic one to BRKA generates a break interrupt. Clear BRKA by writing a logic zero to it before exiting the break routine. Reset clears the BRKA bit.

1 = Break address match
0 = No break address match

## Break Module (BREAK)

### 17.5.2 Break Address Registers

The break address registers contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers.

Address: \$FEOC

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write: | Bit 15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit 8 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 17-4. Break Address Register High (BRKH)

Address: \$FEOD

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 17-5. Break Address Register Low (BRKL)

### 17.5.3 Break Status Register

The break status register contains a flag to indicate that a break caused an exit from stop or wait mode.

Address: \$FE00


Figure 17-6. Break Status Register (BSR)

## SBSW — SIM Break Stop/Wait

This status bit is useful in applications requiring a return to wait or stop mode after exiting from a break interrupt. Clear SBSW by writing a logic zero to it. Reset clears SBSW.

1 = Stop mode or wait mode was exited by break interrupt
0 = Stop mode or wait mode was not exited by break interrupt
SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it. The following code is an example of this. Writing zero to the SBSW bit clears it.

```
This code works if the H register has been pushed onto the stack in the break
service routine software. This code should be executed at the end of the
; break service routine software.
\begin{tabular}{lll} 
HIBYTE & EQU & 5 \\
LOBYTE & EQU & 6
\end{tabular}
    If not SBSW, do RTI
    BRCLR SBSW,BSR, RETURN ; See if wait mode or stop mode was exited
                                    ; by break.
    TST LOBYTE,SP ; If RETURNLO is not zero,
    BNE DOLO ; then just decrement low byte.
    DEC HIBYTE,SP ; Else deal with high byte, too.
DOLO DEC LOBYTE,SP ; Point to WAIT/STOP opcode.
RETURN PULH ; Restore H register.
    RTI
```


## Break Module (BREAK)

### 17.5.4 Break Flag Control Register (BFCR)

The break control register contains a bit that enables software to clear status bits while the MCU is in a break state.

|  | Addres | \$FE03 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| Read: <br> Write: | BCFE | R | R | R | R | R | R | R |
| Reset: 0 |  |  |  |  |  |  |  |  |
|  | R | = Reserved |  |  |  |  |  |  |

Figure 17-7. Break Flag Control Register (BFCR)

## BCFE - Break Clear Flag Enable Bit

This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

1 = Status bits clearable during break
0 = Status bits not clearable during break

### 17.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-powerconsumption standby modes.

### 17.6.1 Wait Mode

If enabled, the break module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if SBSW is set (see 7.7 Low-Power Modes). Clear the SBSW bit by writing logic zero to it.

### 17.6.2 Stop Mode

A break interrupt causes exit from stop mode and sets the SBSW bit in the break status register. See 7.8 SIM Registers.

## Technical Data — MC68H(R)C908JL3

## Section 18. Electrical Specifications

### 18.1 Contents

18.2 Introduction ..... 191
18.3 Absolute Maximum Ratings ..... 192
18.4 Functional Operating Range ..... 193
18.5 Thermal Characteristics ..... 193
18.6 5V DC Electrical Characteristics ..... 194
18.7 5V Control Timing ..... 195
18.8 5V Oscillator Characteristics ..... 196
18.9 3V DC Electrical Characteristics ..... 197
18.10 3V Control Timing ..... 198
18.11 3V Oscillator Characteristics ..... 199
18.12 Typical Supply Currents ..... 200
18.13 ADC Characteristics ..... 201
18.14 Memory Characteristics ..... 202

### 18.2 Introduction

This section contains electrical and timing specifications.

### 18.3 Absolute Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

NOTE: This device is not guaranteed to operate properly at the maximum ratings. Refer to Sections 18.6 and 18.9 for guaranteed operating conditions.

Table 18-1. Absolute Maximum Ratings ${ }^{(1)}$

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +6.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Mode entry voltage, $\overline{\mathrm{IRQ1}}$ pin | $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to +8.5 | V |
| Maximum current per pin <br> excluding $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ | I | $\pm 25$ | mA |
| Storage temperature | $\mathrm{T}_{\mathrm{STG}}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum current out of $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{I}_{\mathrm{MVSS}}$ | 100 | mA |
| Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{MVDD}}$ | 100 | mA |

NOTE:

1. Voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.

NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that $V_{I N}$ and $V_{\text {OUT }}$ be constrained to the range $V_{S S} \leq\left(V_{I N}\right.$ or $\left.V_{\text {OUT }}\right) \leq V_{D D}$. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either $V_{S S}$ or $V_{D D}$.)

### 18.4 Functional Operating Range

Table 18-2. Operating Range

| Characteristic | Symbol | Value |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Operating temperature range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +125 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating voltage range | $\mathrm{V}_{\mathrm{DD}}$ | $5 \mathrm{~V} \pm 10 \%$ | $3 \mathrm{~V} \pm 10 \%$ | V |

### 18.5 Thermal Characteristics

Table 18-3. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Thermal resistance 20-Pin PDIP 20-Pin SOIC 28-Pin PDIP 28-Pin SOIC | $\theta_{\text {JA }}$ | $\begin{aligned} & 70 \\ & 70 \\ & 70 \\ & 70 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| I/O pin power dissipation | $\mathrm{P}_{1 / \mathrm{O}}$ | User determined | W |
| Power dissipation ${ }^{(1)}$ | $P_{\text {D }}$ | $\begin{aligned} P_{D}= & \left(I_{D D} \times V_{D D}\right)+P_{I / O}= \\ & K /\left(T_{J}+273^{\circ} \mathrm{C}\right) \end{aligned}$ | W |
| Constant ${ }^{(2)}$ | K | $\begin{gathered} \mathrm{P}_{\mathrm{D}} \times\left(\mathrm{T}_{\mathrm{A}}+273{ }^{\circ} \mathrm{C}\right) \\ +\mathrm{P}_{\mathrm{D}}{ }^{2} \times \theta_{\mathrm{JA}} \end{gathered}$ | W/ ${ }^{\circ} \mathrm{C}$ |
| Average junction temperature | $\mathrm{T}_{J}$ | $\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)$ | ${ }^{\circ} \mathrm{C}$ |
| Maximum junction temperature | TJM | 100 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Power dissipation is a function of temperature.
2. $K$ constant unique to the device. $K$ can be determined for a known $T_{A}$ and measured $P_{D}$. With this value of $K, P_{D}$ and $T_{J}$ can be determined for any value of $T_{A}$.

## Electrical Specifications

### 18.6 5V DC Electrical Characteristics

Table 18-4. DC Electrical Characteristics (5V)

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage ( $\mathrm{L}_{\text {LOAD }}=-2.0 \mathrm{~mA}$ ) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V |
| Output low voltage ( $\mathrm{L}_{\text {LOAD }}=1.6 \mathrm{~mA}$ ) <br> PTA6, PTB0-PTB7, PTD0, PTD1, PTD4, PTD5 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V |
| Output low voltage ( $\mathrm{l}_{\text {LOAD }}=25 \mathrm{~mA}$ ) PTD6, PTD7 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.5 | V |
| LED drives $\left(\mathrm{V}_{\mathrm{OL}}=3 \mathrm{~V}\right)$ <br> PTA0-PTA5, PTD2, PTD3, PTD6, PTD7 | loL | 10 | 19 | 25 | mA |
| Input high voltage <br> PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, $\overline{\mathrm{RQQ}}, \mathrm{OSC} 1$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ | - | $V_{\text {D }}$ | V |
| Input low voltage <br> PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, $\overline{\mathrm{IRQ}} 1, \mathrm{OSC} 1$ | VIL | $\mathrm{V}_{\mathrm{SS}}$ | - | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $V_{D D}$ supply current <br> Run, $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}^{(3)}$ <br> Wait (MC68HRC908xxx) ${ }^{(4)}$ <br> Wait (MC68HC908xxx) ${ }^{(4)}$ <br> Stop ${ }^{(5)} \quad-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | IDD | - | $\begin{aligned} & 7 \\ & 1 \\ & 5 \\ & 1 \end{aligned}$ | $\begin{gathered} 10 \\ 1.5 \\ 5.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Digital I/O ports Hi-Z leakage current | IIL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input current | In | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance <br> Ports (as input or output) | $\begin{gathered} \mathrm{C}_{\text {OUT }} \\ \mathrm{C}_{\text {IN }} \end{gathered}$ | - | - | $\begin{gathered} 12 \\ 8 \end{gathered}$ | pF |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{POR}}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\mathrm{POR}}$ | 0.035 | - | - | V/ms |
| Monitor mode entry voltage | $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | $1.5 \times \mathrm{V}_{\mathrm{DD}}$ | - | 8.5 | V |
| Pullup resistors ${ }^{(8)}$ PTD6, PTD7 RST, $\overline{\mathrm{RQQ}}, \mathrm{PTA0}-\mathrm{PTA} 6$ | $\mathrm{R}_{\mathrm{PU} 1}$ <br> $\mathrm{R}_{\mathrm{PU} 2}$ | $\begin{aligned} & 1.8 \\ & 16 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 26 \end{aligned}$ | $\begin{gathered} 4.8 \\ 36 \end{gathered}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| LVI reset voltage | $\mathrm{V}_{\text {LVR5 }}$ | 3.6 | 4.0 | 4.4 | V |

## Table 18-4. DC Electrical Characteristics (5V)

| Characteristic $^{(1)}$ | Symbol | Min | Typ $^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run $I_{\text {DD }}$. Measured with all modules enabled.
4. Wait $\mathrm{I}_{\mathrm{DD}}$ measured using external square wave clock source ( $f_{\mathrm{OP}}=4 \mathrm{MHz}$ ); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait $I_{D D}$.
5. STOP I ${ }_{D D}$ measured with OSC1 grounded, no port pins sourcing current. LVI is disabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $R_{P U 1}$ and $R_{P U 2}$ are measured at $V_{D D}=5.0 \mathrm{~V}$

### 18.7 5V Control Timing

Table 18-5. Control Timing (5V)

| Characteristic $^{(1)}$ | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 8 | MHz |
| $\overline{\text { RST input pulse width low }}{ }^{(3)}$ | $\mathrm{t}_{\mathrm{IRL}}$ | 750 | - | ns |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{SS}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

## Electrical Specifications

### 18.8 5V Oscillator Characteristics

Table 18-6. Oscillator Component Specifications (5V)

| Characteristic | Symbol | Min | Typ | Max | Unit |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {OSCxCLK }}$ | - | 10 | 32 | MHz |  |  |  |  |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\mathrm{RCCLK}}$ | 2 | 10 | 12 | MHz |  |  |  |  |
| External clock <br> reference frequency${ }^{(1)}$ | $\mathrm{f}_{\text {OscxCLK }}$ | dc | - | 32 | MHz |  |  |  |  |
| Crystal load capacitance $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}$ | - | - | - |  |  |  |  |  |
| Crystal fixed capacitance $^{(2)}$ | $\mathrm{C}_{1}$ | - | $2 \times \mathrm{C}_{\mathrm{L}}$ | - |  |  |  |  |  |
| Crystal tuning capacitance $^{(2)}$ | $\mathrm{C}_{2}$ | - | $2 \times \mathrm{C}_{\mathrm{L}}$ | - |  |  |  |  |  |
| Feedback bias resistor | $\mathrm{R}_{\mathrm{B}}$ | - | $10 \mathrm{M} \Omega$ | - |  |  |  |  |  |
| Series resistor ${ }^{(2),(3)}$ | $\mathrm{R}_{\mathrm{S}}$ | - | - | - |  |  |  |  |  |
| RC oscillator external R | $\mathrm{R}_{\mathrm{EXT}}$ | See Figure 18-1 |  |  |  |  |  |  |  |
| RC oscillator external C | $\mathrm{C}_{\mathrm{EXT}}$ | - | 10 | - | pF |  |  |  |  |

NOTES:

1. No more than $10 \%$ duty cycle deviation from $50 \%$
2. Consult crystal vendor data sheet
3. Not Required for high frequency crystals


Figure $\mathbf{1 8}-1 . \mathrm{RC}$ vs. Frequency ( $5 \mathrm{~V} @ 25^{\circ} \mathrm{C}$ )

### 18.9 3V DC Electrical Characteristics

Table 18-7. DC Electrical Characteristics (3V)

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage ( $\mathrm{L}_{\mathrm{LOAD}}=-1.0 \mathrm{~mA}$ ) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - | V |
| Output low voltage ( $\mathrm{L}_{\text {LOAD }}=0.8 \mathrm{~mA}$ ) <br> PTA6, PTB0-PTB7, PTD0, PTD1, PTD4, PTD5 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V |
| Output low voltage ( $\mathrm{I}_{\text {LOAD }}=20 \mathrm{~mA}$ ) PTD6, PTD7 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.5 | V |
| LED drives $\left(\mathrm{V}_{\mathrm{OL}}=1.8 \mathrm{~V}\right)$ <br> PTA0-PTA5, PTD2, PTD3, PTD6, PTD7 | $\mathrm{I}_{\mathrm{OL}}$ | 4 | 9 | 12 | mA |
| Input high voltage <br> PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, $\overline{\mathrm{RST}}, \overline{\mathrm{IRQ1}}, \mathrm{OSC} 1$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| Input low voltage <br> PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, <br> RST, IRQ1, OSC1 | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DD}}$ supply current <br> Run, $\mathrm{f}_{\mathrm{OP}}=2 \mathrm{MHz}^{(3)}$ <br> Wait (MC68HRC908xxx) ${ }^{(4)}$ <br> Wait (MC68HC908xxx) ${ }^{(4)}$ <br> Stop ${ }^{(5)} \quad-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | IDD | - | $\begin{aligned} & 5 \\ & 1 \\ & 4 \\ & 1 \end{aligned}$ | $\begin{gathered} 8 \\ 1.3 \\ 4.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Digital I/O ports Hi-Z leakage current | 1 IL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input current | $\mathrm{I}_{\mathrm{N}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance <br> Ports (as input or output) | $\begin{gathered} \mathrm{C}_{\mathrm{OUT}} \\ \mathrm{C}_{\mathrm{IN}} \end{gathered}$ | - | - | $\begin{gathered} 12 \\ 8 \end{gathered}$ | pF |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{POR}}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\mathrm{POR}}$ | 0.035 | - | - | $\mathrm{V} / \mathrm{ms}$ |
| Monitor mode entry voltage | $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | $1.5 \times \mathrm{V}_{\mathrm{DD}}$ | - | 8.5 | V |
| $\begin{aligned} & \text { Pullup resistors }{ }^{(8)} \\ & \text { PTD6, PTD7 } \\ & \text { RST, IRQ1, PTA0-PTA6 } \end{aligned}$ | $\mathrm{R}_{\mathrm{PU} 1}$ <br> $\mathrm{R}_{\mathrm{PU} 2}$ | $\begin{aligned} & 1.8 \\ & 16 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 26 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| LVI reset voltage | $\mathrm{V}_{\text {LVR3 }}$ | 2.0 | 2.4 | 2.69 | V |

## Table 18-7. DC Electrical Characteristics (3V)

| Characteristic $^{(1)}$ | Symbol | Min | Typ $^{(2)}$ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run $I_{\text {DD }}$. Measured with all modules enabled.
4. Wait $\mathrm{l}_{\mathrm{DD}}$ measured using external square wave clock source ( $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}$ ); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait $I_{D D}$.
5. STOP I ${ }_{D D}$ measured with OSC1 grounded, no port pins sourcing current. LVI is disabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $R_{P U 1}$ and $R_{\text {PU2 }}$ are measured at $V_{D D}=5.0 \mathrm{~V}$

### 18.10 3V Control Timing

Table 18-8. Control Timing (3V)

| Characteristic ${ }^{(1)}$ | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 4 | MHz |
| $\overline{\mathrm{RST}}$ input pulse width low ${ }^{(3)}$ | $\mathrm{t}_{\text {RLL }}$ | 1.5 | - | $\mu \mathrm{S}$ |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{DD}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

### 18.11 3V Oscillator Characteristics

Table 18-9. Oscillator Component Specifications (3V)

| Characteristic | Symbol | Min | Typ | Max | Unit |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {OSCXCLK }}$ | - | 8 | 16 | MHz |  |  |  |  |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\text {RCCLK }}$ | 2 | 8 | 12 | MHz |  |  |  |  |
| External clock <br> reference frequency${ }^{(1)}$ | $\mathrm{f}_{\text {OSCXCLK }}$ | dc | - | 16 | MHz |  |  |  |  |
| Crystal load capacitance $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}$ | - | - | - |  |  |  |  |  |
| Crystal fixed capacitance $^{(2)}$ | $\mathrm{C}_{1}$ | - | $2 \times \mathrm{C}_{\mathrm{L}}$ | - |  |  |  |  |  |
| Crystal tuning capacitance ${ }^{(2)}$ | $\mathrm{C}_{2}$ | - | $2 \times \mathrm{C}_{\mathrm{L}}$ | - |  |  |  |  |  |
| Feedback bias resistor | $\mathrm{R}_{\mathrm{B}}$ | - | $10 \mathrm{M} \Omega$ | - |  |  |  |  |  |
| Series resistor ${ }^{(2), ~(3) ~}$ | $\mathrm{R}_{\mathrm{S}}$ | - | - | - |  |  |  |  |  |
| RC oscillator external R | $\mathrm{R}_{\mathrm{EXT}}$ | See Figure 18-2 |  |  |  |  |  |  |  |
| RC oscillator external C | $\mathrm{C}_{\mathrm{EXT}}$ | - | 10 | - | pF |  |  |  |  |

## NOTES:

1. No more than $10 \%$ duty cycle deviation from $50 \%$
2. Consult crystal vendor data sheet
3. Not Required for high frequency crystals


Figure $\mathbf{1 8}-2 . \operatorname{RC}$ vs. Frequency ( $3 \mathrm{~V} @ 25^{\circ} \mathrm{C}$ )

### 18.12 Typical Supply Currents



Figure 18-3. Typical Operating $\mathrm{I}_{\mathrm{DD}}$, with All Modules Turned On (25 $\left.{ }^{\circ} \mathrm{C}\right)$


Figure 18-4. Typical Wait Mode $\mathrm{I}_{\mathrm{DD}}$, with ADC Turned On $\left(25^{\circ} \mathrm{C}\right)$


Figure 18-5. Typical Stop Mode IDD, with all Modules Disabled ( $\mathbf{2 5}^{\circ} \mathrm{C}$ )

### 18.13 ADC Characteristics

Table 18-10. ADC Characteristics

| Characteristic | Symbol | Min | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DDAD }}$ | $\begin{gathered} 2.7 \\ \left(V_{D D} \mathrm{~min}\right) \end{gathered}$ | $\begin{gathered} 5.5 \\ \left(\mathrm{~V}_{\mathrm{DD}} \max \right) \end{gathered}$ | V |  |
| Input voltages | $\mathrm{V}_{\text {ADIN }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | V |  |
| Resolution | $B_{\text {AD }}$ | 8 | 8 | Bits |  |
| Absolute accuracy | $A_{\text {AD }}$ | $\pm 0.5$ | $\pm 1.5$ | LSB | Includes quantization |
| ADC internal clock | $\mathrm{f}_{\text {ADIC }}$ | 0.5 | 1.048 | MHz | $\begin{gathered} \mathrm{t}_{\mathrm{AIC}}=1 / \mathrm{f}_{\text {ADIC }}, \text { tested } \\ \text { only at } 1 \mathrm{MHz} \end{gathered}$ |
| Conversion range | $\mathrm{R}_{\text {AD }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| Power-up time | $\mathrm{t}_{\text {ADPU }}$ | 16 |  | $\mathrm{t}_{\text {AIC }}$ cycles |  |
| Conversion time | $t_{\text {ADC }}$ | 16 | 17 | $\mathrm{t}_{\text {AIC }}$ cycles |  |
| Sample time ${ }^{(1)}$ | $t_{\text {ADS }}$ | 5 | - | $\mathrm{t}_{\text {AIC }}$ cycles |  |
| Zero input reading ${ }^{(2)}$ | $\mathrm{Z}_{\text {ADI }}$ | 00 | 01 | Hex | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| Full-scale reading ${ }^{(3)}$ | $\mathrm{F}_{\text {ADI }}$ | FE | FF | Hex | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| Input capacitance | $\mathrm{C}_{\text {ADI }}$ | - | (20) 8 | pF | Not tested |
| $\begin{aligned} & \text { Input leakage }{ }^{(3)} \\ & \text { Port B/port D } \end{aligned}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |  |

## NOTES:

1. Source impedances greater than $10 \mathrm{k} \Omega$ adversely affect internal RC charging time during input sampling.
2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.
3. The external system error caused by input leakage current is approximately equal to the product of $R$ source and input current.

### 18.14 Memory Characteristics

Table 18-11. Memory Characteristics

| Characteristic | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| RAM data retention voltage | $\mathrm{V}_{\text {RDR }}$ | 1.3 | - | V |
| FLASH program bus clock frequency | - | 1 | - | MHz |
| FLASH read bus clock frequency | $\mathrm{f}_{\text {Read }}{ }^{(1)}$ | 32 k | 8 M | Hz |
| FLASH page erase time | $\mathrm{t}_{\text {Erase }}{ }^{(2)}$ | 1 | - | ms |
| FLASH mass erase time | $\mathrm{t}_{\text {MErase }^{(3)}}{ }^{(3)}$ | 4 | - | ms |
| FLASH PGM/ERASE to HVEN set up time | $\mathrm{t}_{\text {nvs }}$ | 10 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time | $\mathrm{t}_{\text {nvh }}$ | 5 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time (mass erase) | $\mathrm{t}_{\text {nvhl }}$ | 100 | - | $\mu \mathrm{s}$ |
| FLASH program hold time | $\mathrm{t}_{\text {pgs }}$ | 5 | - | $\mu \mathrm{s}$ |
| FLASH program time | $\mathrm{t}_{\text {PROG }}$ | 30 | 40 | $\mu \mathrm{~s}$ |
| FLASH return to read time | $\mathrm{t}_{\text {rcv }}{ }^{(4)}$ | 1 | - | $\mu \mathrm{s}$ |
| FLASH cumulative program hv period | $\mathrm{t}_{\mathrm{Hv}}{ }^{(5)}$ | - | 4 | ms |
| FLASH row erase endurance ${ }^{(6)}$ | - | 10 k | - | cycles |
| FLASH row program endurance ${ }^{(7)}$ | - | 10 k | - | cycles |
| FLASH data retention time ${ }^{(8)}$ | - | 10 | - | years |

## NOTES:

1. $f_{\text {Read }}$ is defined as the frequency range for which the FLASH memory can be read.
2. If the page erase time is longer than $t_{\text {Erase }}$ (Min), there is no erase-disturb, but it reduces the endurance of the FLASH memory.
3. If the mass erase time is longer than $\mathrm{t}_{\mathrm{MErase}}(\mathrm{Min})$, there is no erase-disturb, but it reduces the endurance of the FLASH memory.
4. $\mathrm{t}_{\mathrm{rcv}}$ is defined as the time it needs before the FLASH can be read after turning off the high voltage charge pump, by clearing HVEN to logic 0 .
5. $\mathrm{t}_{\mathrm{HV}}$ is defined as the cumulative high voltage programming time to the same row before next erase.
$t_{\text {HV }}$ must satisfy this condition: $t_{\text {nvs }}+t_{\text {nvh }}+t_{\text {pgs }}+\left(t_{\text {PROG }} \times 32\right) \leq t_{\text {HV }}$ max.
6. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase / program cycles.
7. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase / program cycles.
8. The FLASH is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.

## Technical Data — MC68H(R)C908JL3

## Section 19. Mechanical Specifications

### 19.1 Contents

19.2 Introduction ..... 203
19.3 20-Pin PDIP ..... 204
19.4 20-Pin SOIC ..... 204
19.5 28-Pin PDIP ..... 205
19.6 28-Pin SOIC ..... 205

### 19.2 Introduction

This section gives the dimensions for:

- 20-pin plastic dual in-line package (case \#738)
- 20-pin small outline integrated circuit package (case \#751D)
- 28-pin plastic dual in-line package (case \#710)
- 28 -pin small outline integrated circuit package (case \#751F)

The following figures show the latest package drawings at the time of this publication. To make sure that you have the latest package specifications, please visit the Freescale website at http://freescale.com. Follow or Worldwide Web on-line instructions to retrieve the current mechanical specifications.

## Mechanical Specifications

### 19.3 20-Pin PDIP



Figure 19-1. 20-Pin PDIP (Case \#738)

### 19.4 20-Pin SOIC


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION
4. MAXIMUM MOLD PROTRUSION 0.150
(0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.13
(0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 12.65 | 12.95 | 0.499 | 0.510 |  |  |
| B | 7.40 | 7.60 | 0.292 | 0.299 |  |  |
| C | 2.35 | 2.65 | 0.093 | 0.104 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.50 | 0.90 | 0.020 | 0.035 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.25 | 0.32 | 0.010 | 0.012 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | 0 | 0 | $7^{\circ}$ | 0 |  |  |
| P | 10.05 | 10.55 | 0.395 | $7^{\circ}$ |  |  |
| R | 0.25 | 0.75 | 0.010 | 0.029 |  |  |

Figure 19-2. 20-Pin SOIC (Case \#751D)

### 19.5 28-Pin PDIP



Figure 19-3. 28-Pin PDIP (Case \#710)

### 19.6 28-Pin SOIC



Figure 19-4. 28-Pin SOIC (Case \#751F)

## Technical Data — MC68H(R)C908JL3

## Section 20. Ordering Information

### 20.1 Contents

20.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
20.3 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208

### 20.2 Introduction

This section contains ordering numbers for the MC68H(R)C908JL3, MC68H(R)C908JK3, and MC68H(R)C908JK1.

## Ordering Information

### 20.3 MC Order Numbers

Table 20-1. MC Order Numbers

| MC order number | Oscillator type | FLASH memory | Package |
| :--- | :---: | :---: | :---: |
| MC68HC908JL3CP <br> MC68HC908JL3CDW <br> MC68HC908JL3MP <br> MC68HC908JL3MDW | Crystal oscillator |  |  |
| MC68HRC908JL3CP <br> MC68HRC908JL3CDW <br> MC68HRC908JL3MP <br> MC68HRC908JL3MDW | RC oscillator |  |  |
| MC68HC908JK3CP <br> MC68HC908JK3CDW <br> MC68HC908JK3MP <br> MC68HC908JK3MDW | Crystal oscillator |  | 28-pin package |
| MC68HRC908JK3CP <br> MC68HRC908JK3CDW <br> MC68HRC908JK3MP <br> MC68HRC908JK3MDW | RC oscillator |  |  |
| MC68HC908JK1CP <br> MC68HC908JK1CDW | Crystal oscillator |  |  |
| MC68HRC908JK1CP <br> MC68HRC908JK1CDW | RC oscillator |  |  |

Notes:
$\mathrm{C}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{M}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (available for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ only)
$\mathrm{P}=$ Plastic dual in-line package (PDIP)
DW = Small outline integrated circuit package (SOIC)

## How to Reach Us:

## Home Page:

www.freescale.com

## E-mail:

support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+441296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33169354848 (French)
support@freescale.com

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\text {TM }}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The ARM POWERED logo is a registered trademark of ARM Limited. ARM7TDMI-S is a trademark of ARM Limited. Java and all other Java-based marks are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. The Bluetooth trademarks are owned by their proprietor and used by Freescale Semiconductor, Inc. under license.
© Freescale Semiconductor, Inc. 2005. All rights reserved.

Rev. 1.1
MC68HC908JL3/H
August 1, 2005


[^0]:    1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.
[^1]:    SP1 Stack Pointer, 8-Bit Offset
    SP2 Stack Pointer, 16-Bit Offset
    SP2 Stack Pointer, 16-Bit Offset
    IX + Indexed, No Offset with
    
     $\begin{array}{lll}\text { INH } & \text { Inherent } \\ \text { IMM } & \text { Immediate } \\ \text { DIR } & \text { Direct }\end{array}$
    

[^2]:    1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.
