# **Octal 3-State Non-Inverting Transparent Latch**

## **High-Performance Silicon-Gate CMOS**

The MC74HC373A is identical in pinout to the LS373. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.


The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HC373A is identical in function to the HC573A which has the data inputs on the opposite side of the package from the outputs to facilitate PC board layout.

The HC373A is the non-inverting version of the HC533A.

### Features


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 186 FETs or 46.5 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant





## **ON Semiconductor®**

http://onsemi.com




1SSOP-20
DT SUFFIX
CASE 948E

**PIN ASSIGNMENT** 


OUTPUT	1.		V.
ENABLE 4	1.	20	V <sub>CC</sub>
Q0 🛛	2	19 🛛	Q7
D0 🗆	3	18	D7
D1 🛛	4	17 🖡	D6
Q1 🛛	5	16	Q6
Q2 🛛	6	15	Q5
D2 🛛	7	14 Þ	D5
D3 🛙	8	13	D4
Q3 [	9	12	Q4
GND E	10	11 🏻	LATCH
			ENABLE

### MARKING DIAGRAMS



G or • = Pb-Free Package

(Note: Microdot may be in either location)



Z = High Impedance

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

Design Criteria	Value	Units
Internal Gate Count*	46.5	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	рJ

\*Equivalent to a two-input NAND gate.

## MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
l <sub>out</sub>	DC Output Current, per Pin	±35	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±75	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (SOIC, SSOP or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage

level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	(Figure 1) V <sub>CC</sub>	= 2.0 V = 4.5 V = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guar			
Symbol	Parameter	Test Conditions		–55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High–Level Input	$V_{out} = V_{CC} - 0.1 V$	2.0	1.5	1.5	1.5	V
- 111	Voltage	$ I_{out}  \le 20 \mu A$	3.0	2.1	2.1	2.1	-
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
VIL	Maximum Low-Level Input	$V_{out} = 0.1 V$	2.0	0.5	0.5	0.5	V
	Voltage	$ I_{out}  \le 20 \mu A$	3.0	0.9	0.9	0.9	
	-		4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
VOH	Minimum High–Level Output	$V_{in} = V_{IH}$	2.0	1.9	1.9	1.9	V
	Voltage	$ I_{out}  \le 20 \mu A$	4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		$V_{in} = V_{IH}$ $ I_{out}  \le 2.4 \text{ m}$	A 3.0	2.48	2.34	2.2	
		$ I_{out}  \le 6.0 \text{ m}$	A 4.5	3.98	3.84	3.7	
		$ I_{out}  \le 7.8 \text{ m}$	A 6.0	5.48	5.34	5.2	
VOL	Maximum Low-Level Output	$V_{in} = V_{IL}$	2.0	0.1	0.1	0.1	V
	Voltage	$ I_{out}  \le 20 \mu A$	4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		$V_{in} = V_{IL}$ $ I_{out}  \le 2.4 \text{ m}$	A 3.0	0.26	0.33	0.4	
		$ I_{out}  \le 6.0 \text{ m}$	A 4.5	0.26	0.33	0.4	
		I <sub>out</sub>   ≤ 7.8 m	A 6.0	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>OZ</sub>	Maximum Three-State	Output in High-Impedance State	6.0	±0.5	±5.0	±10	μΑ
	Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$					
		$V_{out} = V_{CC}$ or GND					
Icc	Maximum Quiescent Supply	$V_{in} = V_{CC}$ or GND	6.0	4.0	40	160	μΑ
	Current (per Package)	$I_{out} = 0 \ \mu A$					

## **AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ )


		V <sub>CC</sub>	Guar	anteed Lim	it	
Symbol	Parameter	v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub>	Maximum Propagation Delay, Input D to Q	2.0	125	155	190	ns
t <sub>PHL</sub>	(Figures 1 and 5)	3.0	80	110	130	
		4.5	25	31	38	
		6.0	21	26	32	
t <sub>PLH</sub>	Maximum Propagation Delay, Latch Enable to Q	2.0	140	175	210	ns
t <sub>PHL</sub>	(Figures 2 and 5)	3.0	90	120	140	
		4.5	28	35	42	
		6.0	24	30	36	
t <sub>PLZ</sub>	Maximum Propagation Delay, Output Enable to Q	2.0	150	190	225	ns
t <sub>PHZ</sub>	(Figures 3 and 6)	3.0	100	125	150	
		4.5	30	38	45	
		6.0	26	33	38	
t <sub>PZL</sub>	Maximum Propagation Delay, Output Enable to Q	2.0	150	190	225	ns
t <sub>PZH</sub>	(Figures 3 and 6)	3.0	100	125	150	
		4.5	30	38	45	
		6.0	26	33	38	
t <sub>TLH</sub>	Maximum Output Transition Time, Any Output	2.0	60	75	90	ns
t <sub>THL</sub>	(Figures 1 and 5)	3.0	23	27	32	
		4.5	12	15	18	
		6.0	10	13	15	
C <sub>in</sub>	Maximum Input Capacitance		10	10	10	pF
C <sub>out</sub>	Maximum Three–State Output Capacitance (Output in High–Impedance State)		15	15	15	pF
			Typical	@ 25°C, V <sub>C</sub>	<sub>c</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output)*			36		pF

\* Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## **TIMING REQUIREMENTS** ( $C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

				Guaranteed Limit						
			v <sub>cc</sub>	-55 to	25°C	≤ <b>8</b>	5°C	≤ <b>1</b> 2	25°C	
Symbol	Parameter	Figure	Volts	Min	Max	Min	Max	Min	Max	Unit
t <sub>su</sub>	Minimum Setup Time, Input D to Latch Enable	4	2.0 3.0 4.5 6.0	25 20 5.0 5.0		30 25 6.0 6.0		40 30 8.0 7.0		ns
t <sub>h</sub>	Minimum Hold Time, Latch Enable to Input D	4	2.0 3.0 4.5 6.0	5.0 5.0 5.0 5.0		5.0 5.0 5 0 5.0		5.0 5.0 5.0 5.0		ns
t <sub>w</sub>	Minimum Pulse Width, Latch Enable	2	2.0 3.0 4.5 6.0	60 23 12 10		75 27 15 13		90 32 18 15		ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1	2.0 3.0 4.5 6.0		1000 800 500 400		1000 800 500 400		1000 800 500 400	ns

## SWITCHING WAVEFORMS








Figure 3.






Figure 2.





## **TEST CIRCUITS**




\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance








## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC373ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC373ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Units / Reel
MC74HC373ADTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74HC373ADTR2G	TSSOP-20 (Pb-Free)	2500 Units / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

т



SOIC-20 WB CASE 751D-05

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DATE 22 APR 2015

DUSEM

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL

	MILLIN	IETERS
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
b	0.35	0.49
C	0.23	0.32
D	12.65	12.95
E	7.40	7.60
е	1.27	BSC
н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

GENERIC **MARKING DIAGRAM\*** 




= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.									
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1							
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.							





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1			
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

 $\Diamond$