

Sample &

Buv





TPS731xx Capacitor-Free, NMOS, 150-mA Low Dropout Regulator With Reverse Current Protection

Technical

Documents

1 Features

- Stable With or Without Capacitors of All Types
- Input Voltage Range of 1.7 V to 5.5 V
- Ultralow Dropout Voltage: 30 mV Typical (150-mA Load)
- Excellent Load Transient Response—With or Without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- Low Noise: 30 μV_{RMS} Typical (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy Over Line, Load, and Temperature
- Less Than 1-µA Maximum I_Q in Shutdown Mode
- Thermal Shutdown and Specified Minimum and Maximum Current Limit Protection
- Available in Multiple Output Voltage Versions
 - Fixed Outputs of 1.20 V to 5 V
 - Adjustable Outputs from 1.2 V to 5.5 V
 - Custom Outputs Available

2 Applications

- Smart Grid and Energy
- Building Automation
- Set-Top Boxes
- Medical Equipment
- Test and Measurement
- Point-of-Sale Terminals
- Wireless Infrastructure

3 Description

Tools &

Software

The TPS731xx family of low-dropout (LDO) linear voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low equivalent series resistance (ESR), and even allows operation without a capacitor. The device also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

Support &

Community

찌


The TPS731xx uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is less than 1 μ A and ideal for portable applications. The extremely low output noise (30 μ V_{RMS} with 0.1- μ F C_{NR}) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS731xx	SOT-23 (5)	2.90 mm × 1.60 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit for Fixed-Voltage Versions



Page

Page

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 6
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagrams 11
	7.3	Feature Description 12
	7.4	Device Functional Modes 13

8	Appl	ication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Applications	14
9	Pow	er Supply Recommendations	17
10	Layo	out	17
	10.1	Layout Guidelines	17
	10.2	Layout Example	17
	10.3	Thermal Considerations	17
11	Devi	ice and Documentation Support	19
	11.1	Device Support	19
	11.2	Documentation Support	19
	11.3	Related Links	19
	11.4	Community Resources	20
	11.5	Trademarks	20
	11.6	Electrostatic Discharge Caution	20
	11.7	Glossary	20
12		hanical, Packaging, and Orderable mation	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (August 2009) to Revision N	

•	Changed first and third <i>Features</i> bullets	1
	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed list of recommended Applications	1
•	Changed Pin Configuration and Functions section; updated table format to meet new standards	. 3
•	Changed free-air temperature to junction temperature in Absolute Maximum Ratings condition statement	. 4
•	Deleted Power Dissipation Ratings table	4
•	Changed Thermal Information table; updated thermal resistance values for all packages	. 4


Changes from Revision L (May, 2009) to Revision M

•	Changed Figure 10	6
•	Added paragraph about recommended start-up sequence to Internal Current Limit section	13
•	Added paragraph about current foldback and device start-up to Enable Pin and Shutdown section	13



TPS731 SBVS034N-SEPTEMBER 2003-REVISED DECEMBER 2015

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
IN	1	I	Input supply.			
GND	2	—	Ground.			
EN	3	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to <i>Enable Pin and Shutdown</i> for more details. EN can be connected to IN if not used.			
NR 4 — Fixed-voltage versions only—connecting an external capacitor to this pin bypasses noise generated the internal bandgap, reducing output noise to very low levels.		Fixed-voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.				
FB	4 Adjustable-voltage version only—this is the input to the control loop error amplifier, and is used to se output voltage of the device.		Adjustable-voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.			
OUT	5	0	Output of the regulator. There are no output capacitor requirements for stability.			

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	V _{IN}	-0.3	6	
Voltage	V _{EN}	-0.3	6	V
vollage	V _{OUT}	-0.3	5.5	v
	V _{NR} , V _{FB}	-0.3	6	
Peak output current	I _{OUT}	Internally limited		
Output short-circuit duration		Inde	finite	
Continuous total power dissipation	P _{DISS}	See Power	Dissipation	
Tomporatura	Junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}	-65	150	C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
N.	Electrostotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input supply voltage range	1.7	5.5	V
I _{OUT}	Output current	0	150	mA
TJ	Operating junction temperature	-40	125	°C

6.4 Thermal Information

		TPS731xx	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	207.2	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	124.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	35	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.5	
Ψ_{JB}	Junction-to-board characterization parameter	34.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(nom)} + 0.5 V^{(1)}$, $I_{OUT} = 10 \text{ mA}$, $V_{EN} = 1.7 \text{ V}$, and $C_{OUT} = 0.1 \mu$ F, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

	PARAMETER		ר	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range	e ⁽¹⁾			1.7		5.5	V	
V _{FB}	Internal reference	(TPS73101)	$T_J = 25^{\circ}C$		1.198	1.20	1.210	V	
	Output voltage ran	ge (TPS73101) ⁽²⁾			V _{FB}	5.5	5 – V _{DO}	V	
V _{OUT}		Nominal	T _J = 25°C		-0.5%		0.5%		
•001	Accuracy ^{(1) (3)}	V _{IN} , I _{OUT} , and T	V _{OUT} + 0.5 V 10 mA ≤ I _{OUT}	≤ V _{IN} ≤ 5.5 V; ≤ 150 mA	-1%	±0.5%	1%		
$\Delta V_{OUT(\Delta VIN)}$	Line regulation ⁽¹⁾		V _{OUT(nom)} + 0	0.5 V ≤ V _{IN} ≤ 5.5 V		0.01		%/V	
A) (Less dans such d'aux		1 mA ≤ I _{OUT} ≤	≤ 150 mA		0.002		0// 1	
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation		10 mA ≤ I _{OUT}	≤ 150 mA		0.0005		%/mA	
V _{DO}	Dropout voltage ⁽⁴⁾ ($V_{IN} = V_{OUT}$ (nom)	– 0.1V)	l _{OUT} = 150 m	A		30	100	mV	
Z _{O(DO)}	Output impedance	in dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq$	V _{OUT} + V _{DO}		0.25		Ω	
I _{CL}	Output current limi	t	$V_{OUT} = 0.9 \times$	V _{OUT(nom)}	150	360	500	mA	
I _{SC}	Short-circuit currer	nt	$V_{OUT} = 0 V$			200		mA	
I _{REV}	Reverse leakage c	current ⁽⁵⁾ (–I _{IN})	V _{EN} ≤ 0.5 V,	0V ≤ V _{IN} ≤ V _{OUT}		0.1	10	μA	
	GND pin current		I _{OUT} = 10 mA	(I _Q)		400	550	μA	
I _{GND}			l _{OUT} = 150 m	A		550	750		
I _{SHDN}	Shutdown current (I _{GND})		V _{EN} ≤ 0.5 V, V –40°C ≤ T _J ≤	V _{OUT} ≤ V _{IN} ≤ 5.5 V, 100°C		0.02	1	μA	
I _{FB}	FB pin current (TP	S73101)				0.1	0.3	μA	
PSRR	Power-supply reject	ction ratio	f = 100 Hz, I _C	_{DUT} = 150 mA		58		٩D	
PSKK	(ripple rejection)		$f = 10 \text{ kHz}, I_{C}$	_{DUT} = 150 mA		37		dB	
N/	Output noise voltage	ge	$C_{OUT} = 10 \ \mu F$	^F , No C _{NR}		27 × V _{OUT}			
V _n	BW = 10Hz - 100k	Hz	$C_{OUT} = 10 \ \mu F$	^F , C _{NR} = 0.01 μF	8	3.5 × V _{OUT}		μV _{RMS}	
t _{STR}	Startup time		$V_{OUT} = 3 V, F$ $C_{OUT} = 1 \mu F,$	R _L = 30 Ω C _{NR} = 0.01 μF		600		μs	
V _{EN(high)}	EN pin high (enabl	led)			1.7		V _{IN}	V	
V _{EN(low)}	EN pin low (shutdo	own)			0		0.5	V	
I _{EN(high)}	EN pin current (en	abled)	$V_{EN} = 5.5V$			0.02	0.1	μA	
+	The survey has been to	1	Shutdown	Temp increasing		160			
T _{SD}	Thermal shutdown temperature		Reset	Temp decreasing		140		°C	
TJ	Operating junction	temperature			-40		125	°C	

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 1.7 V, whichever is greater. (2) TPS73101 is tested at $V_{OUT} = 2.5$ V.

(3) Tolerance of external resistors not included in this specification.


(4) (5) V_{DO} is not measured for fixed output versions with $V_{OUT(nom)} < 1.8$ V because minimum $V_{IN} = 1.7$ V. Fixed-voltage versions only; refer to *Application Information* for more information.



TPS731 SBVS034N-SEPTEMBER 2003-REVISED DECEMBER 2015


www.ti.com

6.6 Typical Characteristics






Typical Characteristics (continued)




Typical Characteristics (continued)






Typical Characteristics (continued)



Typical Characteristics (continued)






7 Detailed Description


7.1 Overview

The TPS731xx family of low-dropout linear regulators operates down to an input voltage of 1.7 V and supports output voltages down to 1.2 V while sourcing up to 150 mA of load current. This linear regulator uses an NMOS pass element with an integrated 4-MHz charge pump to provide a dropout voltage of less than 100 mV at full load current. This unique architecture also permits stable regulation over a wide range of output capacitors. In fact, the TPS731xx family of devices does not require any output capacitor for stability. The increased insensitivity to the output capacitor value and type makes this family of linear regulators an ideal choice when powering a load where the effective capacitance is unknown.

The TPS731xx family of devices also features a noise reduction (NR) pin that allows for additional reduction of the output noise. With a noise reduction capacitor of 0.01 μ F connected from the NR pin to GND, the TPS73115 output noise can be as low as 12.75 μ V_{RMS}. The low noise output featured by the TPS731xx family makes it well-suited for powering VCOs or any other noise sensitive load.

7.2 Functional Block Diagrams





Functional Block Diagrams (continued)




Figure 30. Adjustable-Voltage Version

7.3 Feature Description

7.3.1 Output Noise

A precision band-gap reference is used to generate the internal reference voltage, V_{REF} . This reference is the dominant noise source within the TPS731xx and it generates approximately 32 μV_{RMS} (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by Equation 1:

$$V_{\rm N} = 32\mu V_{\rm RMS} \times \frac{(R_1 + R_2)}{R_2} = 32\mu V_{\rm RMS} \times \frac{V_{\rm OUT}}{V_{\rm REF}}$$
(1)

Because the value of V_{REF} is 1.2 V, this relationship reduces to Equation 2 for the case of no C_{NR} .

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
⁽²⁾

An internal 27-k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For C_{NR} = 10 nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of approximately 3.2, giving the approximate relationship shown in Equation 3 for C_{NR} = 10 nF.

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(3)

This noise reduction effect is shown as RMS Noise Voltage vs C_{NR} in Typical Characteristics.

The TPS73101 adjustable version does not have the NR pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the feedback pin (FB) reduces output noise and improves load transient performance.



Feature Description (continued)

The TPS731xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above V_{OUT} . The charge pump generates approximately 250 μ V of switching noise at approximately 4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and C_{OUT} .

7.3.2 Internal Current Limit

The TPS731xx internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 10.

Note from Figure 10 that approximately -0.2 V of V_{OUT} results in a current limit of 0 mA. Therefore, if OUT is forced below -0.2 V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS731xx should be enabled first.

7.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A V_{EN} below 0.5 V (maximum) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated V_{OUT} (see Figure 21).

When shutdown capability is not required, EN can be connected to V_{IN} . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after V_{IN} has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power up. In addition, for V_{IN} ramp times slower than a few milliseconds, the output may overshoot upon power up.

The current limit foldback can prevent device start-up under some conditions. See Internal Current Limit.

7.3.4 Reverse Current

The NMOS pass element of the TPS731xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. The reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the $80-k\Omega$ internal resistor divider to ground (see Figure 29 and Figure 30).

For the TPS73101, reverse current may flow when V_{FB} is more than 1.0 V above V_{IN} .

7.4 Device Functional Modes

7.4.1 Normal Operation With 1.7 V \leq V_{IN} \leq 5.5 V and V_{EN} \geq 1.7 V

The TPS731xx family requires an input voltage of at least 1.7 V to function properly and attempt to maintain regulation.

When operating the device near 5.5 V, take care to suppress any transient spikes that may exceed the 6.0-V absolute maximum voltage rating. The device should never operate at a DC voltage greater than 5.5 V.

TEXAS INSTRUMENTS

www.ti.com

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information


The TPS731xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS731xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

8.2 Typical Applications

Figure 31 shows the basic circuit connections for the fixed-voltage models. Figure 32 gives the connections for the adjustable output version (TPS73101).









8.2.1 Design Requirements

 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 30.

For best accuracy, make the parallel combination of R_1 and R_2 approximately equal to 19 k Ω . This 19 k Ω , in addition to the internal 8-k Ω resistor, presents the same impedance to the error amp as the 27-k Ω bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.



Typical Applications (continued)

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1-\mu$ F, low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

8.2.2.2 Dropout Voltage

The TPS731xx uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the R_{DS(on)} of the NMOS pass element.

For large step changes in load current, the TPS731xx requires a larger voltage drop from V_{IN} to V_{OUT} to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the DC dropout. Values of $V_{IN} - V_{OUT}$ above this line insure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} to V_{OUT} voltage drop). Under worst-case conditions [full-scale instantaneous load change with ($V_{IN} - V_{OUT}$) close to DC dropout levels], the TPS731xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

8.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1 μ F) from the output pin (OUT) to ground will reduce undershoot magnitude but increase its duration. In the adjustable version, the addition of a capacitor, C_{FB}, from the OUT pin to the FB pin will also improve the transient response.

The TPS731xx does not have active pulldown when the output is overvoltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal and external load resistance. The rate of decay is given by Equation 4 and Equation 5:

(Fixed-voltage version)

$$dV / dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$

(Adjustable-voltage version)

$$dV / dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$

(4)


TPS731

SBVS034N - SEPTEMBER 2003 - REVISED DECEMBER 2015

(5)

Typical Applications (continued)

8.2.3 Application Curves





9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range between 1.7 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin (GND) of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Solder pad footprint recommendations for the TPS731xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (SBFA015), available from the TI website at www.ti.com.

10.2 Layout Example




Figure 35. Example Layout (DBV Package)

10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS731xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS731xx into thermal shutdown degrades device reliability.



Thermal Considerations (continued)

10.3.1 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the *Thermal Information* table. Using heavier copper will increase the effectiveness in removing heat from the device.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}):

$$\mathbf{P}_{\mathrm{D}} = (\mathbf{V}_{\mathrm{IN}} - \mathbf{V}_{\mathrm{OUT}}) \times \mathbf{I}_{\mathrm{OUT}}$$

(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS731 is available through the product folders under *Tools & Software*.

11.1.2 Device Nomenclature

Table 1. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
	xx is the nominal output voltage (for example, $25 = 2.5$ V; $01 =$ Adjustable). yyy is the package designator. z is the tape and reel quantity (R = 3000, T = 250).

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

• Application report. Solder Pad Recommendations for Surface-Mount Devices. Literature number SBFA015.

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY									
TPS73101	Click here	Click here	Click here	Click here	Click here									
TPS731125	Click here	Click here	Click here	Click here	Click here									
TPS73115	Click here	Click here	Click here	Click here	Click here									
TPS73118	Click here	Click here	Click here	Click here	Click here									
TPS73125	Click here	Click here	Click here	Click here	Click here									
TPS73130	Click here	Click here	Click here	Click here	Click here									
TPS73131	Click here	Click here	Click here	Click here	Click here									
TPS73132	Click here	Click here	Click here	Click here	Click here									
TPS73133	Click here	Click here	Click here	Click here	Click here									
TPS73150	Click here	Click here	Click here	Click here	Click here									

Table 2. Related Links



11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS73101DBVR	(1) ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) PWYQ	Samples
TPS73101DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PWYQ	Samples
TPS73101DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PWYQ	Samples
TPS73101DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PWYQ	Samples
TPS731125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BYX	Samples
TPS731125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BYX	Samples
TPS73115DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T31	Samples
TPS73115DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T31	Samples
TPS73115DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T31	Samples
TPS73118DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T32	Samples
TPS73118DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T32	Samples
TPS73118DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T32	Samples
TPS73118DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T32	Samples
TPS73125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHWI	Samples
TPS73125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHWI	Samples
TPS73125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHWI	Samples
TPS73125DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHWI	Samples



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS73130DBVR	(1) ACTIVE	SOT-23	DBV	5	3000	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) T33	Samples
TPS73130DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T33	Samples
TPS73130DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T33	Samples
TPS73131DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BYS	Samples
TPS73131DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BYS	Samples
TPS73132DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52	Samples
TPS73132DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52	Samples
TPS73133DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T34	Samples
TPS73133DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T34	Samples
TPS73133DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T34	Samples
TPS73150DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T35	Samples
TPS73150DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T35	Samples
TPS73150DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T35	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

24-Aug-2018

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73101DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73101DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS731125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS731125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS73115DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS73115DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73118DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73118DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73130DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73130DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73131DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73131DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73132DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73132DBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73133DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73133DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION




www.ti.com

8-May-2018

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73150DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73150DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73101DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73101DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS731125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS731125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73115DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73115DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73118DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73118DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73130DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73130DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73131DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73131DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73132DBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0

PACKAGE MATERIALS INFORMATION



www.ti.com

8-May-2018

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73132DBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TPS73133DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73133DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73150DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73150DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated