

Order

Now





LSF0102-Q1 Automotive 2-Channel Auto Bidirectional Multi-Voltage Level Translator

Technical

Documents

1 Features

- AEC-Q100 Qualified for Automotive Applications
 - Temperature Grade 1: $-40^{\circ}C \le T_A \le 125^{\circ}C$
 - Device HBM ESD Classification Level 2
 - CDM ESD Classification Level C6
- Provides Bidirectional Voltage Translation With No Direction Pin
- Supports open drain and push-pull applications such as I²C, SPI, UART, MDIO, SDIO, and GPIO
- Supports Up to 100 MHz Up Translation and Greater Than 100 MHz Down Translation at ≤ 30pF Cap Load and Up To 40 MHz Up/Down Translation at 50 pF Cap Load
- Enables Bidirectional Voltage Level Translation
 Between
 - 0.95 V ↔ 1.8/2.5/3.3/5 V
 - 1.2 V ↔ 1.8/2.5/3.3/5 V
 - 1.8 V ↔ 2.5/3.3/5 V
 - 2.5 V ↔ 3.3/5 V
 - 3.3 V \leftrightarrow 5 V
- Low Standby Current
- 5 V Tolerant I/O Ports to Support TTL Voltage Levels
- Low r_{on} Provides Less Signal Distortion
- High-Impedance I/O pins when EN = Low
- Flow-Through Pinout for Ease of PCB Trace
 Routing
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

2 Applications

Tools &

Software

- Infotainment Head Unit
- Graphical Cluster
- ADAS Fusion
- ADAS Front Camera
- HEV Battery Management System

3 Description

The LSF0102-Q1 device is an auto bidirectional voltage translator that translates among a wide range of supplies without the need for a directional pin. The LSF0102-Q1 supports up to 100 MHz up translation and greater than 100 MHz down translation with capacitive loads \leq 30 pF. Additionally, the LSF0102-Q1 supports up to 40 MHz up and down translation at 50 pF capacitance load, which enables the LSF0102-Q1 device to support a wide variety of standard interfaces commonly found in automotive applications such as I²C, SPI, GPIO, SDIO, UART, and MDIO.

Support &

Community


20

The LSF0102-Q1 device has 5-V tolerant data inputs. This makes the device compatible with TTL voltage levels. Furthermore, the LSF0102-Q1 supports mixed-mode voltage translation, allowing the device to up translate and down translate to different supply levels on each channel.

Device Information⁽¹⁾

PART NUMBER	PACKAGE(PINS)	BODY SIZE (NOM)			
LSF0102QDCURQ1	VSSOP (8)	2.30 mm × 2.00 mm			

 For all available packages, see the orderable addendum at the end of the data sheet.





ÈXAS **INSTRUMENTS**

www.ti.com

Table of Contents

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	
	6.5	Electrical Characteristics	5
	6.6	Switching Characteristics (Translating Down): V_{GATE} = 3.3 V	
	6.7	Switching Characteristics (Translating Down): $V_{GATE} = 2.5 \text{ V}$	
	6.8	Switching Characteristics Translating Up): $V_{GATE} = 3.3 V$	6
	6.9	Switching Characteristics (Translating Up): V _{GATE} = 2.5 V	6
	6.10	Typical Characteristics	7
7	Para	ameter Measurement Information	8

8	Deta	iled Description	9
	8.1	Overview	9
	8.2	Functional Block Diagrams	9
	8.3	Feature Description	9
	8.4	Device Functional Modes	10
9	App	lication and Implementation	10
	9.1	Application Information	10
	9.2	Typical Application	10
10	Pow	ver Supply Recommendations	13
11	Lay	put	13
		Layout Guidelines	
		Layout Example	
12	Dev	ice and Documentation Support	14
	12.1		
	12.2	Related Links	14
	12.3	Community Resources	14
	12.4	Trademarks	14
	12.5	Electrostatic Discharge Caution	14
	12.6	Glossary	14
13	Мес	hanical, Packaging, and Orderable	
		mation	14


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES			
May 2018	*	Initial release.			



5 Pin Configuration and Functions



Pin Functions

PIN		1/2	DECODIDITION
NAME	DCU	I/O	DESCRIPTION
A1	3	I/O	Input/Output A port for Channel 1
A2	4	I/O	Input/Output A port for Channel 2
B1	6	I/O Input/Output B port for Channel 1	
B2	5	I/O	Input/Output B port for Channel 2
EN	8	I	I/O enable input; see Figure 7 for typical setup. Should be tied directly to Vref_B to be enabled or pulled LOW to disable all I/O pins.
GND	1		Ground
Vref_A	2	—	A side reference supply voltage; see <i>Application and Implementation</i> for setup and supply voltage range.
Vref_B	7	_	B side reference supply voltage. Must be connected to supply through 200 $k\Omega$; see <i>Application and Implementation</i> for setup and supply voltage range.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage ⁽²⁾ , V _I		-0.5	7	V
Input/output voltage ⁽²⁾ , V _{I/O}			7	V
Continuous channel current	Continuous channel current			
Input clamp current, I _{IK}	V ₁ < 0		-50	mA
Storage temperature range, T _{stg}		-65	150	°C
Operating junction temperature, T _J			150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage		5	V
V _{ref_A/B/EN}	Reference voltage		5	V
I _{PASS}	Pass transistor current		64	mA
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information

		LSF0102-Q1	
	THERMAL METRIC ⁽¹⁾	DCU (US8)	UNIT
		8 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	229.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	106.5	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	141.7	°C/W
ΨJT	Junction-to-top characterization parameter	35.3	°C/W
Ψјв	Junction-to-board characterization parameter	141.4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TE	MIN	TYP ⁽¹⁾	MAX	UNIT		
V _{IK}	Input clamp voltage	$I_{I} = -18 \text{ mA}, V_{EN} = 0$			-1.2	V		
I _{IH}	I/O input high leakage	$V_{I} = 5 V, V_{EN} = 0$	$V_{I} = 5 V, V_{EN} = 0$					
I _{CCBA}	V _{ref_B} to V _{ref_A} leakage	$V_{ref_B} = V_{EN} = 5.5 \text{ V}, V_{ref_B}$		1		μA		
C _{I(ref_A/B/EN)}	Input capacitance	$V_{I} = 3 V \text{ or } 0$			11		pF	
C _{io(off)}	I/O pin off-state capacitance	$V_{O} = 3 V \text{ or } 0, V_{EN} = 0$		4.0	6.0	pF		
C _{io(on)}	I/O Pin on-state capacitance	$V_{O} = 3 V \text{ or } 0, V_{EN} = 3 V$		10.5	12.5	pF		
			$V_{ref_A} = 3.3 V; V_{ref_B} = V_{EN} = 5 V$		8.0			
		$V_{I} = 0, I_{O} = 64 \text{ mA}$	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω	
			$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		10			
		V 0 1 00 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		10		0	
r _{on} ⁽²⁾	On-state resistance	$V_1 = 0, I_0 = 32 \text{ mA}$	$V_{ref_A} = 2.5 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		15		Ω	
	resistance	V _I = 1.8 V, I _O = 15 mA	$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω	
		V _I = 1.0 V, I _O = 10 mA	$V_{ref_A} = 1.8 V; V_{ref_B} = V_{EN} = 3.3 V$		18		Ω	
		V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		20		Ω	
		$V_{I} = 0 V, I_{O} = 10 mA$	V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 1.8 V		30		Ω	

 All typical values are at T_A = 25°C.
 Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.



LSF0102-Q1 SDLS969-MAY 2018

6.6 Switching Characteristics (Translating Down): V_{GATE} = 3.3 V

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 3.3 \text{ V}$, $V_{IL} = 0$, and $V_M = 1.15 \text{ V}$ (unless otherwise noted) (see *Parameter Measurement Information* table)

	PARAMETER	TEST CONDITIONS	$C_L = 50 \text{ pF}$		C _L = 30 pF			C _L = 15 pF			UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.7			0.3		20
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.2			0.8			0.4		ns

6.7 Switching Characteristics (Translating Down): $V_{GATE} = 2.5 V$

over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 2.5 \text{ V}$, $V_{IL} = 0$, and $V_M = 0.75 \text{ V}$ (unless otherwise noted) (see *Parameter Measurement Information* table)

	PARAMETER	TEST CONDITIONS	$C_L = 50 \text{ pF}$ $C_L = 30 \text{ pF}$:	C _L = 15 pF			UNIT			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.2			0.8			0.35		
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1			0.5		ns

6.8 Switching Characteristics Translating Up): V_{GATE} = 3.3 V

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 2.3 \text{ V}$, $V_{IL} = 0$, $V_T = 3.3 \text{ V}$, $V_M = 1.15 \text{ V}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information* table)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1			0.8			0.4		
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1			0.9			0.4		ns


6.9 Switching Characteristics (Translating Up): V_{GATE} = 2.5 V

over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 1.5 \text{ V}$, $V_{IL} = 0$, $V_T = 2.5 \text{ V}$, $V_M = 0.75 \text{ V}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information* table)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.9			0.45		20
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1.1			0.6		ns



6.10 Typical Characteristics




7 Parameter Measurement Information

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- PRR ≤ 10 MHz
- Z_O = 50 Ω
- t_r ≤ 2 ns
- t_f ≤ 2 ns

ADVANCE INFORMATION



(1) C_L includes probe and jig capactictance.

Figure 2. Load Circuit

USAGE	SWITCH
Translating Up	S1
Translating Down	S2

Figure 3. Translating Up and Down Table




Figure 5. Translating Down





8 Detailed Description

8.1 Overview

The LSF0102-Q1 device can be used in level translation applications for interfacing devices or systems operating at different interface voltages. The LSF0102-Q1 device is ideal for use in applications where an open-drain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, the LSF0102-Q1 device can achieve 100 MHz. The LSF0102-Q1 can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagrams




Figure 6. LSF0102-Q1 Functional Block Diagram

8.3 Feature Description

8.3.1 Auto Bidirectional Voltage Translation

The LSF0102-Q1 device is an auto bidirectional voltage level translator that operates from 0.95 to 4.5 V on Vref_A and 1.8 to 5.5 V on Vref_B. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF0102-Q1 device supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a $250-\Omega$ pullup resistor with a 30-pF capacitive load.

8.3.2 Output Enable

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. To enable the I/O pins, the EN input should be tied directly to Vref_B. To ensure the high-impedance state during power-up or power-down, EN must be LOW. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family* video.

INPUT EN ⁽¹⁾ PIN	FUNCTION								
Tied directly to Vref_B	An = Bn								
L	Hi-Z								

Table 1. Enable Function Table

(1) EN is controlled by V_{ref_B} logic levels and should be at least 1 V higher than V_{ref_A} for best translator.

8.3.3 Mixed-Mode Voltage Translation

The supply voltage (Vpu#) for each channel can be individually set up with a pull-up resistor. For example, CH1 can be used in up-translation mode (1.2 V \leftrightarrow 3.3 V) and CH2 in down-translation mode (2.5 V \leftrightarrow 1.8 V). For additional details on how to use the LSF0102-Q1 for mixed-mode voltage translation, see the *Multi-Voltage Translation with the LSF Family* video.

LSF0102-Q1 SDLS969 – MAY 2018



8.4 Device Functional Modes

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R_{on} of the switch allows connections to be made with minimal propagation delay and signal distortion. Assuming the higher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by Vref_A. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage ($V_{pu\#}$) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for direction control. For additional details on the functional operation of the LSF0102-Q1, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LSF0102-Q1 device is able to perform voltage translation for open-drain or push-pull interfaces such as I²C, SPI, UART, MDIO, SDIO, and GPIO.

9.2 Typical Application

9.2.1 Bidirectional Translation




Figure 7. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0102-Q1 device has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF0102-Q1 device for bidirectional applications by connecting the EN pin to the Vref_B pin, as shown in Figure 7. For additional details on setting up the Vref_A, Vref_B, and EN pins, see the *Understanding the Bias Circuit for the LSF Family* video.

Typical Application (continued)

	PARAMETER	MIN	TYP	MAX	UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95		4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8		5.5	V
V _{I(EN)}	input voltage on EN pin	Vref_A + 0.8	Vref_B	5.5	V
Vpu	pull-up supply voltage	0		Vref_B	V

Table 2. Application Operating Condition

(1) Vref_A is required to be the lowest voltage level across all inputs and outputs.

The 200 k Ω , pull-up resistor is required to allow Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. Also Vref_B and V_{I(EN)} are recommended to be 1.0 V higher than Vref_A for best signal integrity.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref_B and both pins pulled to HIGH side Vpu through a pull-up resistor (typically 200 k Ω), as shown in Figure 7. This allows Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. The master output driver can be push-pull or open-drain (pull-up resistors may be required) and the slave device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contention in either direction. If both outputs are open-drain, no direction control is needed.

In Figure 7, the reference supply voltage (Vref_A) is connected to the processor core power supply voltage. When Vref_B is connected through a 200 k Ω resistor to a 3.3 V Vpu power supply, and Vref_A is set 1.2 V. The output of A1 has a maximum output voltage equal to Vref_A, and the bidirectional interface on channel 2 has a maximum output voltage equal to Vpu.

9.2.1.2.2 Pull-up Resistor Sizing

To maintain an appropriate output low voltage, the pull-up resistor value should limit the current through the pass transistor when it is in the ON state to less than 15 mA. This ensures a pass voltage of 260 mV to 350 mV. To set the current through each pass transistor at 15 mA, the pull-up resistor value can be calculated using the following equation:

Rpu = (Vpu – 0.35 V) / 0.015 A

The appropriate pull up resistor will depend on the current requirements of the application. Table 3 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0102-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0102-Q1.

V	15	mA	10	mA	3 mA		
V _{DPU}	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	
5 V	310	341	465	512	1550	1705	
3.3 V	197	217	295	325	983	1082	
2.5 V	143	158	215	237	717	788	
1.8 V	97	106	145	160	483	532	
1.5 V	77	85	115	127	383	422	
1.2 V	57	63	85	94	283	312	

Table 3. Pull-up Resistor Values⁽¹⁾⁽²⁾

(1) Calculated for $V_{OL} = 0.35 \text{ V}$

(2) Assumes output driver $V_{OL} = 0.175$ V at stated current

(3) +10% to compensate for \overline{V}_{DD} range and resistor tolerance

Copyright © 2018, Texas Instruments Incorporated


(1)

LSF0102-Q1 SDLS969 – MAY 2018

TEXAS INSTRUMENTS

www.ti.com

9.2.1.3 Application Curve





10 Power Supply Recommendations

There are no power sequence requirements for the LSF family. For recommended operating voltages for all supply and input pins, see Table 5.

		1 0 0			
	PARAMETER	MIN	ТҮР	MAX	UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95		4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8		5.5	V
V _{I(EN)}	input voltage on EN pin	Vref_A + 0.8		5.5	V
Vpu	pull-up supply voltage	0		Vref_B	V

Table 4. Recommended Operating Voltages

(1) Vref_A is required to be the lowest voltage level across all inputs and outputs.

11 Layout

11.1 Layout Guidelines

Because the LSF0102-Q1 device is a switch-type level translator, the signal integrity is dependent upon the pullup resistor value and PCB board parasitics. Consider the following recommendations when designing with the LSF0102-Q1.

- Minimize the signal trace length to reduce capacitance
- Avoid using stubs in the signal path to reduce parasitics.
- Place the LSF0102-Q1 device near the high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

11.2 Layout Example




Figure 10. Device Placement

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TI Logic Minute: Introduction Voltage Level Translation with the LSF Family video
- Texas Instruments, Voltage-Level Translation With the LSF Family application report

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LSF0102	Click here	Click here	Click here	Click here	Click here	

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0102QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	NG2SQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0102-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: LSF0102

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated